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Abstract 
Transient simulation of circuits with widely separated time constants and fast 
periodic excitations is not efficient because a long simulation period with small time 
steps is required. One approach to simulate the transient behaviour more efficiently is 
known as the Multi Partial Differential Equation (MPDE). In the MPDE the system 
ordinary differential equations that describe a circuit is transformed into a system of 
partial differential equations with two time variables, one for the fast periodic variations 
and another for the slow transient evolution. This method has been implemented in a 
general-purpose circuit simulator program named Carrot. This thesis presents progress 
towards the development that simulator. The main contributions of this thesis are the 
implementation and validation of MOSFET models in the simulator and the study of the 
performance of the MPDE approach (as currently implemented in Carrot) applied to 
complex CMOS circuits. An overview of concepts relevant for this work is presented, 
followed by a detailed description of the MOSFET model implementation. Next, the 
design of an integrated CMOS ring voltage-controlled oscillator is presented. This is 
followed by simulation case studies. The simulation results indicate that the MPDE 
approach can achieve orders of magnitude of improvement in simulation speed compared 
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Various circuit simulators are available nowadays to help IC designers shorten 
their design period. Designers can test their design through simulation before they put 
their design into the production line. However, the simulation period can be time 
consuming. Therefore designers should choose simulation methods with caution. In a 
voltage controlled oscillator (VCO) circuit for example, the oscillation frequency is 
determined by the input voltage. Thus, if the input voltage and output oscillation 
frequency are slow varying and fast varying signals respectively, the amount of samples 
we need to generate a period of the slow time signal is large. This can be expensive in 
terms of simulation time as well as memory requirements. One remedy to this problem is 
to treat fast and slow signals separately. Instead of using one time dimension to describe a 
period ofthe slow time signal, fast and slow signals are described in two dimensions. 
The main objective in this research is to develop a tool to efficiently simulate 
CMOS circuits with widely separately time variations. This was accomplished by 
implementing MOSFET transistors models and a circuit analysis based on the fvfPDE 
technique in a general-purpose simulation program named Carrot. The MPDE approach 
in Carrot is implemented in an analysis type named envelope harmonic balance (EHB). A 
ring voltage controlled oscillator (VCO) was implemented and designed as a case study. 
The VCO was first designed using the software provided by Cadence and was fabricated 
through TSMC (Taiwan Semiconductor Manufacturing Corporation). The tools 
developed in this thesis were used to analyze the VCO. 
1.2 Overview 
A literature review of MOSFET models, Multi-time simulation method, Object 
oriented (00) program architecture, and concepts of companion models are given in 
Chapter 2. In Chapter 3, the implemented MOSFET models including both DC and AC 
components are explained. The ring VCO design procedures are given in Chapter 4 along 
with the simulation results. Due to errors in our design, we were not able to test our 
circuit so the experimental data is not available. The detailed design errors are given in 
Appendix A. Chapter 5 compares the performance of the EHB analysis using regular 
transient analysis as a reference. Since the MOSFET model is not suitable to describe the 
small geometry transistors built in the ring VCO as discussed in Chapter 4, similar ring 
VCO topology was redesigned using larger transistors. The design values are documented 






Circuit simulators are essential tools for IC designers as they can predict the 
physical behaviour of circuits. A circuit simulator usually contains two parts: models and 
analyses. Models include basic electronic components such as resistors, capacitors, 
inductors, diodes, transistors and different sources. Models describe the physical 
behaviour of electronic components using mathematical formulas. Designers should 
understand what limitations are behind each model and select them carefully to meet 
design requirements. MOS transistors are one of the components that have been studied 
extensively after the size of transistors has been scaled down both vertically and 
horizontally. As the MOS technology trend goes toward nano-meter era, new models 
appeared to accurately represent the physical behaviour of MOSFETs. DC, AC, and 
transient analyses are three most commonly used methods to simulate circuits. Transient 
analysis consists in solving a system of ordinary differential equations (ODEs) in the time 
domain but it takes a long time to generate signals such as amplitude modulation (AM) 
signals and frequency modulation (FM) signals [2]. Thus, a multiple-time scale concept 
[1] is introduced to solve this problem by reducing number of required sampling points so 
that a shorter computation time is achieved. Multi-time partial differential equation 
(MPDE), Envelop harmonic balance (EHB), and Warped multi-time partial differential 
equation (WaMPDE) are methods under the multi-time scale category. This topic is 
discussed in Section 2.3. 
As we mentioned above, each program simulator contains device models as well 
as analysis methods. In this chapter, the MOSFET models are explained in chronological 
order in Section 2.2. To further understand how components are implemented in circuit 
3 
simulators, concepts of companion models [12, 28] for linear and nonlinear elements are 
discussed. The architecture of the program simulator is very important as well because a 
program simulator should be maintained and modified easily if necessary. Lastly, object 
oriented (00) practice [21] is one of the techniques being used in many program 
simulators so we will explain 00 techniques which have been applied to some circuit 
program simulator. 
2.2 MOSFET Modeling 
Using mathematical models to predict MOS transistor behaviour has been 
intensively developed for a few decades. The MOS model infrastructure can be 
categorized into three generations. 
The first-generation models are referred to Level 1, Level 2, and Level 3 models. 
Level 1 model is known as the Schichman-Hodges model [3] which is a simplified 
version of long-channel devices. Due to its simplicity, it is mainly used in quick hand 
calculation. Level 2 model is the Geometry-based model [4] and it takes several short-
channel effects into account. The main drawback of this model is that the complex 
mathematical expression may lead to convergence problems. Level 3 model is a semi-
empirical model [5], and it is also a simplified version of Level 2. Since this model is 
easier to handle compared to Level 2, it still remains popular. 
The second-generation models include BSIM, HSPICE, and BSIM2 which shifted 
the focus to circuit simulation and parameter extraction. BSIM stands for Berkeley Short-
Channel IGFET Model [6], also referred to as Level 4. It relies on empirical parameters 
and polynomial equations to handle various physical effects and placed less emphasis on 
the exact physical formulation. HSPICE (Level 28) [7] is developed by Meta-Software, 
Inc. and is currently owned by Avant. The model eliminates the negative conductances 
and derivative discontinuities in BSIM model so it becomes very suitable for analog 
4 
circuit design. BSIM2 [8] is an extension version of BSIM. Even thought it repairs 
problems in BSIM, it is not widely used as parameters are many and very empirical. 
The third-generation models are constructed from the usage of a single equation 
to describe I-V and C-V characteristics along with smooth functions. It solves 
convergence and discontinuity problems around transition regions. Models are comprised 
of BSIM3, BSIM4, and EKV Model. BSIM3 model has evolved into three versions: 
BSIM3vl, BSIM3v2, and BSIM3v3. The first two have many mathematical problems. 
These are solved by the third one. This model features mobility reduction, carrier velocity 
saturation, substrate current, subthreshold current, parasitic resistance effects, etc. [9]. 
BSIM4 is a more advanced model in the BSIM family and many improvements are made 
over BSIM3 in I-V modeling of intrinsic transistor, noise modeling, extrinsic parasitics, 
etc. [1 0]. The EKV model is developed at the Swiss Federal Institute of Technology in 
Lausanne [11]. The model is uniquely designed from different approaches such that all 
the voltages are referenced to the substrate contact rather than the source contact. Based 
on this idea, the model structure is simplified with fewer physical parameters. 
2.3 Multi-Time Simulation Methods 
Transient analysis is a commonly used method to examine the dynamic behaviour 
of circuits whose signals are changing with respect to time. The initial condition is either 
defined by the user or detennined from DC operating point analysis. The transient 
solutions are determined by solving the ordinary differential equations governing the 
circuit in the time-domain over a specific time period using a time-marching approach. 
However, this method becomes inefficient when two or more widely time-separated 
signals appear in the circuit. Many circuits appear to have this characteristic and VCOs 
are considered as an example. If a slow time-varying signal appears at the input of a VCO 
and its output signal is fast time-varying, lots of sampling points are required to cover a 
period of the slow time-varying signal and this results in an expensive computational cost. 
One solution to this problem is to separate fast and slow variations into different axes 
5 
corr-esponding to different time scales. We are introducing some methods that are based 
on this idea. 
2.3.1 MPDE 
MPDE (Multi-time Partial Differential Equation) uses at least two time axes to 
represent signals with widely separated rates in circuits. Examples are switched-capacitor 
filters, mixers and switching power converters. Traditional numerical solution of such 
circuits is difficult to obtain because circuit behaviours vary in different rates. We wiii 
use a two-tone quasi-periodic signal [1] as an example to explain how effective this 
method is compare to the traditional transient analysis. The signal consists of fast and 
slow time-varying signals at 50KHz and 1KHz respectively so there are 50 fast-varying 
sinusoids with a period of 20us modulated by a slow-varying sinusoid with a period of 
lms. This two-tone quasi-periodic signal is given as 
(2.1) 
With traditional transient analysis, if one period of fast time-varying signal contains n 
sample points, the total number of samples needed for one period of the slow modulation 
is n · ( T2 /~). If n is equal to 20, total number of samples was 1000. This signal is shown 
in Fig. 2.1. If we transfer this signal into multi-time representation 
(2.2) 
Fewer undulations and sample points are needed to characterize this signal. If 20 points 
were used in each signal, 400 samples were needed to plot both signals on a uniform 
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Figure 2.1 Example of two-tone quasi-periodic signal y(t) 
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t1[fast time] t2[slow time] 
Figure 2.2 Example of two-periodic bivariate waveform 
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This method replaces the derivative of the system ODEs by 
(2.3) 
where t1 and ! 2 represent fast time and slow time respectively 
The main advantage of using this method is that it requires fewer sample points 
compared to the traditional transient analysis so less computation time is required. The 
above example indicates that this method is used to solve amplitude modulation (AM) 
signal when two signals have wide-separated rates. Expression y(t) can be recovered by 
simply setting t1 = t2 = t in y(tl't2 ). However, this method is not efficient to solve 
frequency modulation (FM) signal referred to autonomous systems such as oscillators. 
Thus, the Wa:MPDE method is introduced next. 
2.3.2 WaMPDE 
WaMPDE (Warped Multi-time Partial Differential Equation) also uses at least 
two time axes to represent signals with widely separated rate in the circuit. Unlike an AM 
signal, the carrier frequency in the FM signal varies with time and this implies that the 
number of undulations along with the fast time axis will change with time. WaMPDE 
warps the fast time scale as a function of the slow time so the frequency is normalized to 
a constant value. The derivatives in the ODE are replaced by 
(2.4) 
where r 1 and -r2 are the warped time and the slow time, respectively. m(r2 ) is an 
unknown warping function and is set to impose a smooth phase condition along the real 
8 
time axis. The result ofWaMPDE is a multi-time partial differential equation in warped 
and real time scale, together with a warped function describing the relation of the two 
time axes. Consider a two-tone quasi-periodic FM signal shown in Fig. 2.3 (1] 
x(t) =cos ( qJ (t)) =cos ( 27r fot + kcos (2nf2t)) (2.5) 
with fo = lMHz and J; = 20KHz and modulation index k = 811' . The local frequency or 
instantaneous frequency is modulated by a slow sinusoidal signal 
(2.6) 
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Figure 2.3 Example of the FM signal 
We can see that the FM signal is hard to analyze with a two dimensional graph. Let's 
analyze this FM signal using MPDE method as the fast time and slow time axis represent 
the oscillation and modulation signals respectively. 
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The FM signal with multi-time axes is 
(2.7) 
Fig. 2.4 gives a bivariate waveform along both axes. Since many undulations appear in 











t1(us) 0 0 t2(us) 
Figure 2.4 Example of the FM signal using MPDE method 
If we resolve Eq (2. 7) using WaMPDE method, the fast time t1 is replaced by the warped 
time r1 to normalize the local frequency and r 2 represents the slow time in real time 
domain. The new multivariate representation is 
(2.8) 
and the warped time becomes a function of time 
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(2.9) 
Eq. (2.8) expresses the FM signal as a function of warped and unwarped time scales. The 
warped time scale changes the time axis according to a time change to even out the 
period of the fast undulations. The result of this WaMPDE representation Fig. 2.5 also 














tau1 (s) 0 0 tau2 (ms) 
Figure 2.5 Example of the FM signal using WaMPDE method 
The results of local frequency are similar between two warped time function. The 
WaMPDE is efficient to simulate FM signal when two frequencies vary at widely 
separated rate. 
2.3.3 EHB 
EHB (Envelope Harmonic Balance) [12] is a particular case ofMPDE and it uses 
two time axes to describe signals with widely separated rates in the circuit. It uses /1 and 
I! 
t~ to represent the fast and slow time axis. Solutions along the fast time axis are solved in 
the frequency domain using Harmonic Balance (HB) technique. Thus, a good initial 
guess is usually required for the HB analysis of oscillators to converge to the desired 
solution. The number of harmonics is usually the same for all state variables and this 
number is always fixed during the simulation. When a circuit presents strong nonlinearity 
in a certain node, lots of harmonics are needed for a particular node while other nodes do 
not need many harmonics. To save the computation effort, minimum harmonics are 
usually required for desired accuracy in each state variable. The unknowns are the 
Fourier Coefficients along t1 corresponding to each value of t~ . The HB technique is 
based on a Fourier-series expansion of state equations. The key work of HB is to express 
the state variable x as a Fourier series: 
x(t,t,) ~ 'll{t,x, (t,)ei'"'"''} (2.1 0) 
where Xk is the Fourier coefficient of the k,h harmonic. Large number of harmonics 
improves the accuracy but slow the computational speed. 
2.4 Companion Models 
Companion models [28] are equivalent circuits that represent each circuit 
component after numerical integration and Newton method are applied. The equivalent 
circuit can only contain DC current sources and linear transconductances. Thus, a 
nonlinear dynamic circuit is transformed into a linear DC circuit once the circuit elements 
are replaced by their companion models. In transient analysis the nonlinear differential 
equations that describe the circuit are converted into nonlinear algebraic equations by 
using numerical integration methods. Then the nonlinear algebraic equations are solved 
by the Newton-Raphson iteration method. This method finds a better estimate solution to 
the nonlinear equation after each iteration. Circuit components fall into two categories: 
linear and nonlinear. In addition they are further classified as static or dynamic 
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components. In this section, we describe some commonly used companion models in 
circuit simulators. 
2.4.1 Linear Transconductances 
The current in each branch is given by 
i=g·v (2.11) 
where g is a transconductance. i and v are current and voltage respectively. The 





Figure 2.6 Companion model of a linear transconductance 
2.4.2 Linear Capacitors 




The derivative is approximated by using the Backward Euler (BE) method 
(2.12) 
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dv(tn+l) :::: v(t,,. 1}- v(tn} 
dt h 
(2.13) 
Substituting Eq. (2.12) into Eq. (2.13) forms a companion model of linear capacitance 
. c c 
z =-v --v 
n+l h n+l h n (2.14) 
Since voltage v" is known, the second term in Eq. (2.14) can be treated as an equivalent 
current source (ieq) . The voltage vn+l is an unknown value, so the first tenn uses 
conductance to represent current flowing through the capacitor. The same idea is applied 





i =- c v 
eq h n 
Figure 2. 7 Companion model of a linear capacitor 
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2.4.3 Non-linear Current Sources 
Companion models for nonlinear current source can be derived in a similar 
manner described in Section 2.4.1 with the addition of Newton method. The graphical 











Figure 2.8 Non-linear current source 
and its expression is given as i = f ( v" v2, v3 ) • Apply Newton method to that and Eq. 
(2.15) is obtained. 
·k+l ·k oi ( *+' k ) z =z +- v -v 
Ov 
(2.15) 
where k is the iteration number. Current ;k+1 is a function of three voltages and can be 
expressed as ik+l = i ( v1k+
1, v;+', v;+') and current l is a function of three voltages as well. 
The partial derivative term is a row vector which is a Jacobian. Then we can write the Eq. 
(2.15) into its vector form as 
·k+l ·k [ oik z =z +-ov, 
The companion model of a nonlinear current source is shown in Fig. 2.9 
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a-k l k -v Ov2 
2 
a-k l k -v Ov3 
3 
Figure 2.9 Companion model of a nonlinear current source 
2.4.4 Non-linear Capacitances 
·k 
l 
To derive the companion model for a non-linear capacitance, we consider charge 
as a state variable. By definition, current is equal to the derivative of charge with respect 
to time and the derivative term is approximated using the BE method. 
(2.16) 
The unknown term q ( V
11
+1} can be solved by applying Newton method and its expression 
is given as 
q(vk+J)=q(vk )+dq(vk+J __ vk) n+l n+l dv n+1 n+l (2.17) 
Eq. (2.18) shows the mathematical expression of the nonlinear capacitance and this is 
done by substituting Eq. (2.17) into Eq. (2.16) . 
. ceq k+J ceq k q(v:+l) q(vn} z =-v --v +------
n+J h n+l h n+l h h (2.18) 
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The term !fq is treated as equivalent capacitance. Here, we show the graphical 
dv 
representation of the companion model for one nonlinear capacitance for one controlling 
voltage in Fig. 2.4. 
k+l 
v,+J 
Figure 2.10 Companion model for a nonlinear capacitance 
2.5 Object-Oriented Circuit Simulators 
Object-oriented (00) programmmg (13] uses objects to design computer 
programs. Each object is capable of receiving, processing, and sending data to other 
objects. An object can be seen as a packet containing data and procedures and may be 
created from a template such as class. A class describes the functionality and behaviour 
of objects and each object belonging to that class is defined as an instance. The 
procedures inside objects are defined as methods which are executed by sending 
messages to objects. 
Some important features in 00 programming are inheritance, polymorphism, and 
encapsulation. The use of inheritance forms a class hierarchy and allows the reuse of 
class specifications. Polymorphism is another important feature in 00 languages and it 
allows different object types to share the same common interface. This means that the 
same message sent to different instances return different results appropriate for each 
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specific class. In other words, the code can issue the same command to a series of objects 
and get appropriately different results from each one. Encapsulation treats objects as the 
building blocks of a complex system and specifies which classes may use members of an 
object. Each object exposes a certain interface and hides implementation details. UML 
(Unified Modeling Language) [14] is commonly used language for creating models and 
describing relationships between models in 00 design. 
APLAC [21] is an 00 circuit simulator implemented in the standard C language 
using macros. The most important feature of this software is that circuit elements are 
decomposed into independent and voltage-controlled current sources. Since all models in 
APLAC are eventually mapped to current sources, the simple nodal analysis is all that is 
needed to realize nonlinear DC, AC, transient and harmonic balance analyses. Other 00 
circuit simulators that adopted a common interface for all the circuit elements are ACS 
and Sframe [ 15]. The code for each circuit element is separated from the rest of the 
program. Therefore adding new elements and algorithms to the program requires less 
effort. ACS and Sframe are both written in C++ and allow one element· to be composed 
of other basic elements. The Carrot simulator [22] developed by Dr. Christoffersen is a 
computer program simulator runs DC, transient, and multi-time scale analyses. The 00 
architecture implemented in the software ensures that this software is easy to maintain 
while new applications are required. 
2.6 Reference Circuit Simulators 
There are a variety of circuit simulators such as Spice, ngSpice, PSpice, Orcad 
and others, available in the market. We brief introduce two simulators that were used to 
verify results from the Carrot simulator. One is the Virtuoso Spectre circuit simulator and 
another is the Ngspice. 
Virtuoso Spectre circuit simulator [29] is provided by Cadence and it combines 
the industry's leading simulation engines such as SPICE, RF and mixed-signal simulators. 
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It includes comprehensive device models and is capable of running DC, AC, transient 
analysis, sensitivity analysis, and others. The post layout verification is another important 
feature because designers can layout their designs for fabrication. This commercial 
program has become widely used among universities and industries. 
Ngspice [30] is a mixed-mode, mixed signal circuit simulator used for electrical 
circuit design, simulation and prototyping. It is part of the EDA (electronic design 
automation) projects in which many people are involved. The project was started because 
of the lack of free EDA tools for UNIX . This simulator is based on three open source 
software packages: Spice3, Cider and Xspice. 
Spice3 is a general-purpose circuit simulation program originating from the EECS 
Department of the University of California at Berkeley. lt includes built-in models for 
discrete components such as resistors, capacitors, diodes, and transistors commonly 
found within integrated circuits Due to its popularity, it has become a standard for 
simulating circuits. 
Cider is a mixed-level circuit and device simulator which was developed from Berkeley 
as well. It couples the latest version of Spice3 to internal C-hased device simulator. It can 
be used to simulate all the basic types of semiconductor devices and has been ported to a 
variety of computing platforms. 
XSpice is an extended version of the Berkeley's SPICE3 analog circuit simulator and was 
at the Georgia Tech Research Institute. It provides the ability to use code modeling 
techniques to add new models so users can create their own models by writing them in 
the C programming language. 
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Chapter 3 
Mosfet Model Implementation and 
Testing 
3.1 Introduction 
Due to the improvement in technology, the size of MOS transistors has been 
scaled down in dimensions both vertically and horizontally. As the technology goes 
towards smaller device dimensions, the complexity of the model has increased 
significantly because some assumptions made in derivations of large transistors are no 
longer valid. Therefore, there is constant research on modeling small transistors. In 
general, the perspective of device modeling is to predict device performance with 
mathematical equations. In addition, modeling also plays an important role in the 
Computer-Aided Design (CAD) since it is cumbersome to analyze complex circuits using 
more advance models by hand calculation. Models should be chosen carefully so that 
their behaviour is close to the actual transistor behaviour over all regions of operation. 
Designers can use simulators to predict and optimize their chip performance under worst 
case conditions so that manufacturing tolerances can be incorporated into designs. It is 
imperative that designers understand the accuracy and limitation of device models in 
simulators so their designs will function closely to real device and development costs can 
be reduced. 
Models can be derived using physical or empirical approaches or a combination 
of both. They are usually developed from basic principles and some empirical parameters 
are later added to improve their accuracy. Therefore, tradeoffs usually are made between 
the quality of approximation and its complexity. Each model works well with certain 
parameter values which can be obtained from device level simulator or from electrical 
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measurements on MOS transistors with different geometries. The accuracy of device 
models is fully dependent on the model parameters being used. 
In this work, a semi-empirical MOS model is implemented into Carrot simulator. 
Even though this model is not suitable for small geometry devices, it is applicable to 
long-channel devices with the length greater than 2 pm [20]. Both 1-V and C-V 
characteristics of each component of n-channel and p-channel transistors will be 
described from a mathematical point of view under different operating conditions. Some 
correction factors are introduced to modify the existing Level 3 model to ensure 
smoothness between transition regions. Those correction factors are obtained from the 
ngSpice source code. Lastly, simulation results for both 1-V and C-V characteristics are 
presented and results are compared against other simulator programs such as ngSpice, 
and Spectre. Those results indicate how close the MOS model is being implemented in 
the Carrot simulator compared to others. 
3.2 Circuit Simulation Program Architecture 
Carrot simulator is a circuit simulator program that can perform DC, Transient, 
and Envelop Harmonic Balance analyses. It is modular and based on Objected-Oriented 
(00) principles. New functionality can be added with no modification to the existing 
code. Like other simulators, it features standard circuit components such as resistors, 
capacitors, inductors, diodes, BITs, MOSFETs, and voltage sources. 
The transition from the circuit description to a system of equations is accomplished by 
decomposing each element in the circuit into either voltage-controlled current sources 
(VCCS) or independent current sources (ICS). To formulate the circuit equations, a 
similar current source approach technique as in the APLAC program [21] is used. To 
formulate the nodal equation at each node with different components, the companion 
model is applied and the system equation becomes 
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Gu (t) = s(t) (3.1) 
For example, if a circuit contains linear and nonlinear resistors, the transformation is 
taken care by the companion models. The above expressions demonstrate how system 
equations are formed and being solved from the mathematical perspective. Next, we look 
at how DC analysis is performed in the simulator from its UML class diagram as shown 




+«virtual>> eval(out j:double&) 
+«virtual» paramDeriv(): bool 
' LinearVCCS 
-gain: double 
+«inline» getGain(): double 
+«inline» getRow1 (): int& 
+«inline» getCol1 (): int& 
OP 








+«inline» getRow1 (): int& 




Figure 3.1 UML class diagram of OP class 
GenericVCCS, LinearVCCS, and IndependentiCS are three classes in the 
simulator to represent nonlinear, and linear VCCSs, and ICSs respectively. Those classes 
provide necessary interfaces to build the respective part of the Eq. (3 .1 ). From the 
companion model point of view, the GeveraicVCCS is used for nonlinear VCCS that 
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requires Newton iterations. The operating point (OP) is a class that implements DC 
analysis using Newton method and its dependency to those classes is shown in the above 
ill\1L diagram. Each class contains inline functions for efficiency where possible and 
different virtual functions are used for each device model. UMFPackDI is a class to solve 
linear systems of equations. The OP classes use the information provided by the *CS 
classes to generate a linear system of equation that is solved by UMFPackDI. 
3.3 DC Component Implementation 
When it comes to device modeling, more complex models can predict device 
performance more accurately while more model parameters are required for those models. 
If the model parameters are not correctly specified, errors may result in device 
characteristics. Thus, number of unknown parameters and complexity of the model are 
two important factors to be taken into account when it comes to device modeling. Based 
on those two factors, we chose to implement the Level 3 semi-empirical model in this 
work. The MOSFET model required for circuit simulation can be divided into two parts: 
a steady-state or DC model and a dynamic or AC model. The main difference between 
those two models is that the former does not vary with time while the later one does. 
Some of the components in those two models can be further specified as intrinsic and 
extrinsic parts. In this section, we will discuss only DC MOS transistor models for 
different regions of device operation. 
A basic construction of the n-channel enhancement-type MOSFET has four 
terminals which are referred to as drain, source, gate, and bulk. The cross section of this 
typical model is shown in Fig. 3.2. A p-type material is formed from a silicon base and is 
referred to as the substrate and two n+ regions (the source and the drain) are formed into 
the substrate. The gate electrode is made of polysilicon on the insulator layer. 
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Figure 3.2 Typical enhancement-mode MOS structure 
To understand this structure better, we can look at both intrinsic and extrinsic parts of this 
device. The DC equivalent circuit of this transistor can be seen from Fig. 3.3. For the p-









Figure 3.3 Intrinsic model of ann-Channel MOSFET 
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The extrinsic components are the voltage control current source (!drain) and two pn 
junction diodes (Dbs) and (Dbd) connected between terminals from source to bulk and 
drain to bulk. Under forward operating conditions, it is assumed that the only current 
flowing through the device is the drain-source current (Ids) and its current-voltage (1-V) 
form can be expressed as Ids= f(Vgs, ~Is, ~s). vgs' ~Is' ~s are gate-to-source, drain-
to-source, and bulk-to-source voltage respectively. Under the same operating conditions, 
the source and drain voltages usually keep source and drain-to-bulk pn junctions reverse 
biased. The current-voltage relation for both junction diodes can be defined in the same 
manner such as I6s = f (v;,s) and Ibd = f (~d). The intrinsic elements are also known as 
parasitic elements which are resistances at the drain, and source terminals. Those 
elements can limit the drive capability of the device and are usually minimized. For a 
long channel device, the series resistances Rs and Rd are smalL However, as the channel 
length decreases, those two parasitic resistances can no longer be neglected. 
The model equations are usually derived from an NMOS transistor under forward 
mode operation where drain-to-source voltage is greater than or equal to 0. Table 3.1 
shows the drain current with respect to its controlling voltages under both forward and 
reverse operations. Under the reverse operation, the drain-to-source voltage is less than 
zero so the voltage is referenced to the drain terminal. The drain current is flowing form 
source to drain so the controlling voltages are changed accordingly. Current and Voltage 
values in either forward or reverse mode in the Table 3.1 are suitable for both DC and AC 
n-channel MOSFEF models 
Table 3.1 Drain current and controlling voltages used in an n-channel MOSFET 
Mode Ids v ~Is v;,s gs 
Forward Mode Ids v vds v;,s gs 
Reverse Mode -Ids V -V gs ds -V ds v;,s- V:1s 
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The model can be used to handle PMOS transistors as well if currents and controlling 
voltages are adjusted properly. All voltages are multiplied by -1 under the forward region 
of operation, so the current can be calculated using the NMOS equations. On the other 
hand, the roles of drain and source must be changed when the transistor is inverted. Table 
3.2 shows modified PMOS current and controlling voltages referenced to an NMOS 
transistor under both operation conditions. 
Table 3.2 Drain current and controlling voltages used in a p-channel MOSFET 
Mode Ids vgs vds ~s 
Forward Mode I"' ~g ~d ~b 
Reverse Mode -1 sd V -V sg sd -~~~ ~b-~d 
Once the currents and controlling voltages of transistors are specified, there is less 
chance of making mistakes when calculating currents in each model. To describe how 
DC models are implemented, we will use a mathematical formula to describe two pn 
junction diodes, drain-to-source current source, and resistors. Table 3.3 lists parameters 
used in the diode equations. 
3.3.1 Diode Model 
Table 3.3 Diode model parameters used in MOSFETs 
Parameter Description Unit 
Ids Drain-to-source current (amp) 
Iss Bulk-junction saturation current (amp) 
K Boltzmann's constant (CV/K) 
q Electronic charge (c) 
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TJ Absolute temperature (K) 
type Type ofMOSFET -
v Voltage drop across the diode (v) 
VT Thennal voltage (V) 
TJ Ideality factor -
A simplified mathematical form of diode currents produced from those p-n 
junctions from bulk (substrate) to source and bulk to drain is 
(3.2) 
Iss is the bulk-junction saturation current; TJ is the ideality factor which measures how 
close the ideal curve is to the real one; V is the voltage drop across the diode and Vr is 





To understand the amount of current flow produced at drain to source region, it is 
essential to specifY which region is the transistor operating at. Threshold voltage is one of 
the most important physical parameters of a MOSFET because it defines the region at 
which the device starts to tum on. An estimate of threshold voltage can be obtained by 
extrapolating the region of a square root of Ids versus Vgs curve for fixed V, having 
maximum slope. As the device geometry is small enough to be comparable with the 
thickness of the depleted region, the threshold voltage is dependent on the channel width 
and length. Table 3.4 gives all parameters used in threshold voltage equations. 
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3.3.2 Threshold Voltage 
Table 3.4 Threshold voltage parameters in MOSFETs 
Parameter Description Unit 
Cox Gate-oxide capacitance per unit area (Farad/m 2 ) 
DELTA Empirical parameter -
Eox Permittivity of oxide (Farad/m) 
Es Permittivity of Si (Farad/m) 
ETA Static feedback on threshold voltage -
Fs Short channel effect correction factor -
Fn Narrow channel effect correction factor -
GAMMA Body-effect parameter (Fv) 
LD Lateral diffusion width (m) 
LeJJ Lateral diffusion length (m) 
n; Intrinsic carrier concentration for Si (1/m3 ) 
NSUB Substrate doping density (1/ m3 ) 
NSS Surface state density (1/m2 ) 
PHI Surface inversion potential (v) 
TOX Thin oxide thickness (m) 
us Field-related mobility reduction (m 2j(V·s)) 
v;,j Built-in voltage (v) 
v;ls Drain-to-source voltage (v) 
vfb Flat band voltage (v) 
VMAX Maximum drift velocity of carriers (m/s) 
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v:h TI1reshold voltage (v) 
VTO Zero-bias threshold voltage (v) 
We We is the thickness of the depleted cylindrical region (m) 
of the source-substrate junction 
Wp The thickness of the depleted region on the flat (m) 
source junction 
XJ Metallurgical junction depth (m) 
q:, ms Work function (v) 
a Static feedback coefficient -
The threshold voltage equation given in Eq. (3.4) takes into account the short and narrow 
channel effects as well as the drain induced barrier lowering effect. 
(3.4) 
The quantity J PHI- ~s used in this equation can cause computation errors if Vbs 
becomes positive and is greater than PHI so some modifications are made as follows. 
vbs ~0 
phibs =PHI -~s 
sqphbs = JPHI -~s 
vbs > 0 
phibs =PHI 
.JPHI 
sqphbs = V 




Then the threshold voltage equation can be rewritten as 
~h = ~J -u·Vds+GAMMA·Fs·sqphbs+Fn· phibs (3.6) 
VbJ (the built-in voltage) is defined in Eq. (3.7). The parameter type represents the type 
of MOS transistor being selected and the value -1 is used for p-channel MOS transistor 
and value +1 for ann-channel MOS transistor. 
~1 = Vfb +type· PHI =type·(VTO-type·GAMMA--./PHI) (3.7) 
VTO is the extrapolated zero bias threshold voltage of a long and wide channel device 
and is usually a user defined variable. If not given, it can be obtain from Eq. (3.8). 
type·VTO= Vfb +type·( GAMMA-.JPHI +PHI) (3.8) 
When the carrier concentration is the same at the surface and at the substrate in the 
semiconductor, this is called flat-band condition. By definition, the flat band voltage Vfb 
is the voltage difference between the gate and bulk terminals to maintain this condition 
and is equal to 
V = <fl _ q · NSS 
fb ms C 
m 
(3.9) 
<fl ms and NSS are the work function and surface state density respectively. Cox (the gate-
oxide capacitance per unit area) is defined by the permittivity of oxide divides and the 





GAMMA is the body effect parameter and PHI is the surface potential for strong 
inversion. When the strong inversion region occurs in the semiconductor, the opposite 
type of carrier concentration at the surface is greater than the concentration in the 
substrate. Eq. (3.11) and Eq. (3.12) describe those two effects where NSUB is the 
substrate doping for either n-channel or p-channel MOS transistor and n; is the intrinsic 
carrier concentration for Si. 
~2-q·E ·NSUB 
GAMMA= s cox (3.11) 
(3.12) 
In a long-channel device, the surface potential is relatively constant over the 
entire channel and is independent on changes in Vds, while in the short-channel device, the 
change in surface potential is noticeable as vds changes. When vds increases, the barrier 
prevents the carriers in the drain from entering the channel diminishes. This results a 
smaller inversion potential so the device turns on earlier. Since the barrier lowering is 
caused by the drain-to-source voltage, the effect is so called the drain-induced barrier-




Cax ·Le_/ (3.13) 
A MOSFET can be defined as a short channel device if the effective channel 
length Leff is approximately equal to the source and drain junction of XJ. Due to the 
overlap between the gate and the drain and source junctions, the gate-bulk electrical field 
depletes less charge resulting in a decrease in the threshold voltage. This effect is due to a 
share in the total depletion charge of the channel region by the depletion layers of the 
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source and the drain junctions. The correction takes account of the junction curvature. 
The short channel effect is calculated as 
Fs=l- XJ ·[LD+Wc. 
Leff XJ ( )
2 l l Wp LD 
XJ+Wp XJ 
(3.14) 
The thickness of the depleted region on the flat source junction can be expressed as 
Wp = XD · sqphbs (3.15) 
with XD= 2·E __ s_ 
q·NSUB 
(3.16) 
We is the thickness of the depleted cylindrical region of the source-substrate junction and 
its empirical formula is given as 
We =0.0631353+0.8013292· Wp -0.011107·(Wp)
2 
XI XJ XJ 
(3.17) 
MOS transistors are referred to as narrow channel devices if they have chatmel 
width on the same order of magnitude as the maximum depletion region thickness X""' . 
Then depletion charge occurs beyond the width of the channel. This additional charge 
force the gate-bulk filed to increase to balance this charge. Then the threshold voltage 
increases too. The narrow channel effect correction factor, Fn , models this effect with an 
empirical parameter DELTA introduced to allow flexibility in modeling. 
E -DELTA·1r Fn = --"-s __ _ 
2·C0, ·W 
(3.18) 
The threshold voltage gives designers an idea when the transistor operates in the strong 
inversion region if its value is less than the grate-to-source voltage. On the other hand, it 
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is assumed that the there is zero current flow from drain to source if the above condition 
is false. In fact, this is not true because a concentration of electrons near the surface still 
exists. A small amount of current flow increases exponentially when Vgs approaches v;h . 
3.3.3 Subthreshold Voltage and Saturation Voltage 
Table 3.5 Subthreshold and saturation voltage parameters in MOSFETs 
Parameter Description Unit 
Cd Capacitance associated with the depleted region -
F;, Taylor series expansion coefficient of bulk charge -
NFS Fast surface state density (atoms/ cm2 ) 
THET Empirical coefficient -
vdsal Saturation Voltage (V) 
von Subthreshold Voltage (v) 
In order to distinguish the boundary between the weak (subthreshold) and strong 
inversion regions, the voltage von is introduced as 
(3.19) 
A variable n is used to help the subthreshold expression and is only calculated if the fast 
surface state density ( NFS) is given and not equal to zero. Cd is the capacitance 






Cd = GAMMA· Fs · sqphbs + Fn · phibs 
2· phibs 
(3.21) 
Before we explain drain current characteristics in MOS devices, we need to know 
whether the devices operate in the linear or saturation region. Small amount of drain 
voltages can induce a channel between source and drain and the channel behaves like a 
resistor. AB the drain voltage increases further, the voltage drop across the oxide near the 
drain is further reduced to a level required to maintain an inversion layer. The drain 
voltage at which this happens is denoted by saturation voltage. At this voltage, the 
channel near the drain disappears and is referred to as pinch-off condition. Once the drain 
voltage exceeds the saturation voltage, any further increase in drain voltages will not 
affect the potential at the end of the inversion layer. Also the current will not change 
significantly under this condition because it depends on the potential drop from the 
beginning of the inversion layer at the source to the end of inversion layer. In this case, 
the potential drop remains constant. In short-channel devices, the saturation voltage is 
reached when the carriers reach the limit of velocity saturation which is before the pinch-
off condition. If VMAX is not specified, saturation voltage is set to V,, given in Eq. (3.23) 




TT - ejJ 
~ b- u5 (3.24) 
F.= F + GAMA·F, 




F;, is the Taylor series expansion coefficient of bulk charge. Us is the field-related 
mobility reduction and THETis an empirical coefficient. In the short channel device, the 
carrier velocity in the channel is also a function of the normal (vertical) electric-field 
component. Since the vertical field influences the scattering of carriers in the surface 
region, the surface mobility is reduced with respect to the bulk mobility. 
3.3.4 Drain-to-Source Current 
The drain-to-source current varies as the transistor operates in different regions. 
Basic drain-to-source current of a MOS transistor used in this model in the linear region 
IS 
fJ ·(V -V -(1+F.)·V /2)·V J _ gs th b ds ds 
ds- (1+ L~~:~ }(1 +B·(Vgs -~n}) (3.27) 
where f3 = f.lo ·Cox· W / L . The effects of a short-channel influence the parameters ~", F, , 
and f3 while the narrow-channel effects influence the term Fn. Eq. (3.27) is valid only if 
the maximum carrier velocity (VMAX) is not equal to zero. If the maximum carrier 
velocity is set to zero, the correction factor is introduced. Eq. (3.27) is rewritten as 
(3.28) 
L CF = elf 




The drain-to-source current of a MOS transistor in the saturation region is 
(3.29) 
When the transistor is in the saturation mode, the channel pinch-off point, or the velocity 
pinch down point starts to move towards the source. This movement is usually referred to 
as the channel length modulation which is approximated by the last term of Eq. (3.29). 




E = KAP A . Ids I v;,, = vdsal 









Once again if the maximum carrier velocity term is set to zero, Eq. (3.31) is 
replaced by the following expression 
M = ~ KAPA · XD · XD · v;,,a, /8 · (v;,, /v;,'"' r (3.35) 
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Punchthrough is a phenomena that the I D increases linearly with the VD even at gate 
voltage below an expected threshold voltage. If ~s is held constant while V:1, keeps 
increasing, the drain depletion width will touch the source depletion width causing the 
level of the energy barrier of the source to drop. This will cause a large amount of current 
flow even though the gate has been biased to tum the device off. If the condition 
M > 0.5 · Leff is true, Eq. (3.31) is modified using the following expression 
(3.36) 
The above discussions explain the physical characteristic of MOSFETs operating 
in the strong inversion region. When gate-to-source voltage is less than threshold voltage, 
this condition is defined as the subthreshold or weak inversion region of operation. The 
drain-to-source current behaviour changes from square law to exponential in that the 
subthreshold region conduction is dominated by diffusion current, unlike the strong 
inversion region where drift current dominates. The current in weak inversion is 
(
v -v ) Ids =Ion . exp - gs on 
n·Vr 
where Ion is the current in strong inversion for V
8
s = Von 
I =: /J·(~n -v;h -(l+F;,)·Vdsx/2)·Vd>x 
on (1+ Us ·Vdsx )·(l+B·(V -V )) L·VMAX on th 
(3.37) 
(3.38) 
vdsx is the voltage term chosen between the minimum value between drain-to-source 
voltage and saturation voltage. Fig. 3.4 shows the program code used to implement a pn 
junction diode in an n-channel transistor. Equations are inserted into corresponding 
sections. For example, the current equations are voltage dependent so they are placed into 
the "main evaluation function section". The thermal voltage is temperature dependent so 
that it is placed into the "variables change with temperature section". 
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II Conunents 
#ifndef IbdL3 H 
#define IbdL3 H 1 
class IbdL3 eval 
public: 
) ; 
enum {vt, MAX_TVAR_INDEX); 
enum {dummy, MAX_CVAR_INDEX}; 
IbdL3_eval(int *iparm) {} 
II Main evaluation function. Variable change with voltage 
template <typename currDouble, typename voltDouble, typename 
paramDouble, typename varDouble, typename cvarDouble> 
inline void operator () (currDouble& ibdL3, vol tDouble* v, 
paramDouble* dparm, varDouble* tvar, cvarDouble* cvar) 
paramDouble iss= dparm[IS]; 
ibdL3 =iss * (safe_exp(v(O]Itvar[vt])-1.); 
} 
II Variables change with temperature 
template <typename tvarDouble, typename varDouble, typename 
temp Double> 
inline void setTemp(tvarDouble* tvar, varDouble* dparm, 
varDouble* cvar, tempDouble& T) 
tempDouble Tabs = T + tzero; 
tvar[vt] = kBoltzman * Tabs I eCharge; 
} 
II Variables do not change with voltage or temperature 
template <typename varDouble> 
inline void newParms(varDouble* cvar, varDouble* dparm) 
II No thermal port 
typedef FADBADGenericVCS<IbdL3_eval, GenericVCCS, 1, 
MAX_DPARM_INDEX, TEMP, false> IbdL3; 
#endif 
Figure 3.4 Nonlinear voltage controlled current source template 
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3.3.5 Parasitic Resistors 
Two pn junction diodes and the current sources are the intrinsic part of the DC 
equivalent circuit of the MOSFET. Two series resistances Rs and Rd are considered as 
parasitic components. They are usually negligible compared to the channel resistance Rch 
and this is true for long channel devices as the channel resistance is directly proportional 
to channel length L. Parasitic resistances can be formulated by adding the sheet resistance, 
contact resistance, and spreading resistance together. For simplicity, these resistances can 
be specified in terms of the sheet resistance and the number of squares of diffused region 
in series to the drain and source regions. Table 3.6 summarized parameters used in those 
intrinsic resistors. 
Table 3.6 Parasitic resistor parameters in MOSFETs 
Parameter Description Units 
NRD Relative resistivity of the drain (square) 
NRS Relative resistivity of the source (square) 
Rch Channel resistance (0./square) 
R" Drain ohmic resistance (n) 
Rs Source ohmis resistance (n) 
s Distance between the contact via and the channel (m) 




The sheet resistanceRch can be defined by users or calculated using Eq. (3.41) and the 
relative resistivity of the drain and source depend on the transistor layout. 
R =p,·S 
ch W (3.41) 
Those two parasitic resistances can be implemented as linear voltage controlled current 
sources. Instead using resistance value in the program, the transconductance will be used 
instead. The program template is shown in Fig. 3.5. 
II Comments 
#ifndef RdType_H 
#define RdType_H 1 
class Rd eval 
public: 
Rd_eval(int *iparrn) {} II iparm not needed here 
II Main evaluation function. Only voltage dependence considered here. 
template <typename rnyDouble> 
) ; 
inline void operator() (rnyDouble& g, myDouble* dparm) 
rnyDouble r; 
myDouble Rch; 
Rch = dparrn(THOU]*dparm(S]Idparm(W]; 
R Rch*dparm(NRD]; 
g=l./r; 
typedef FADBADLinearVCS<RI_eval, LinearVCCS, MAX DPARM INDEX> RdType; 
#endif 
Figure 3.5 Linear voltage controlled current source template 
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3.4 AC Component Implementation 
A capacitance model can be divided into two parts: the intrinsic part and extrinsic 
part. The intrinsic capacitances are those which form the channel region of the device 
such as cgs' cgd ' and cgb . The extrinsic or parasitic capacitances include the overlap 
capacitances and pn junction capacitances. Overlap capacitances ( Cgso, Cgdo, and Cgho) 
are the capacitances of the gate with respect to the other three terminals and the source 
and drain pn junction capacitances are cbs and cbd. 
Meyer's capacitance model is a widely used capacitance model and has been 
adopted in the program simulator such as SPICE. However, some problems such as the 
non-conservation and discontinuity exist in this model [23,24]. Three nonlinear 
capacitance equations in this model are expressed as functions of the terminal voltages, 
so the charge is obtained through the expression of 
Q= Cc(v)dv 
For a nonlinear capacitance, even though the voltage starts at a particular point and ends 
at the same value, the computed charge is different if different intermediate voltage steps 
are taken. The discrepancy increases even more when nonlinear capacitances depend on 
more than one controlling voltage. Another problem of this capacitance model is that 
discontinuities occur between transition regions and this slows down the convergence 
process when Newton method is applied. To solve both charge conservation and 
discontinuity problems, we implemented the simplified Yang-Chatterjee charge model 
[24] into the program simulator to describe the behaviour of three nonlinear capacitors. 
The following equations are used to describe the NMOS transistor. To calculate the 
charge in PMOS transistor, the polarities of the charges in those equations remain 
unchanged but the source charge is calculated using the drain charge equation and vice 
versa. This capacitance model divides the MOS model into four different regions of 
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operation which uses the analytical equation for the charge instead of approximations. 
Some intermediate quantities are defined in Eq. (3.42) and Eq. (3.43) first. 
(3.42) 
(3.43) 
The charge equations are used to explain this MOS capacitor model under different bias 
conditions: accumulation, depletion, and inversion (25]. When a negative bias voltage is 
applied to the gate terminal, this results in a negative charge on the gate and then the 
positive charge is induced at the silicon surface. Then the excess hole concentration in the 
p-type silicon is created at the surface. This is referred to as the accumulation condition 
since holes are accumulated at the surface. 
Table 3.7 Parameters used in the simplified Yang-Chatterjee charge model 
Parameter Description Units 
cgbo Gate-to-bulk overlap capacitance per channel length (Faradjm) 
cgdo Gate-to-drain overlap capacitance per channel width (Farad/m) 
cgso Gate-to-source overlap capacitance per channel (Farad/m) 
width 
Qh Bulk Charge (coulomb) 
Qd Drain Charge (coulomb) 
Qs Source Charge (coulomb) 
42 
Accumulation region V8, :-::;; Vfb + ~s 
Qd =0 
Qs =0 
Qb =-Co ·(V8, -Vfb -~,) 
(3.44) 
As the gate voltage is slowly increased, a positive voltage at the gate places positive 
charge on it. Then, holes are repelled from the surface. In other words, a positive charge 
on the gate induces a negative charge at the silicon surface. Since holes are depleted at 
the surface, it is referred to as the depletion condition. 
Depletion region Vfb + ~s < V8s ~ ~h 
Qd =0 
Q, =0 
Q =-C. GAMMA 2 ·{-l+ {1+ 4·(V8 , -Vfb -Vb,)} 
b 
0 2 V GAMMA 2 
(3.45) 
As the gate voltage increases further, electrons are attracted to the surface. At a particular 
voltage level, the electron density at the surface exceeds the hole density. The surface has 
inverted from the p-type polarity of the original substrate to an n-type. This is referred to 
as the inversion region. Saturation region and linear region are two regions under the 
inversion category. 
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Saturation region ~h < Vgs :::; Vds + ~h 
Qd =0 
Q =-~·C ·(V -V) s 3 0 gs th (3.46) 
Linear region Vgs > Vds + ~h 
Qd =-Co·[s.(v _:d~-OS·V )+Vgs~~h -%·vds] 
gs th · ds 
[ 
v v 1 V 2 l Q = -C . gs - th + _. V _ ds 
s 0 2 4 ds 24·(V -V -OS·V) gs th ' <Is 
(3.47) 
Qb = C0 ·(Vfb +PHI -V,") 
The overlap capacitance can be treated as linear capacitance as charges are proportional 
to the voltage on the terminals. The amount of charge at drain, gate, and source terminals 
are 
Q -W·C ·V s gso sg 
Q -W·C ·V d - gdo dg (3.48) 
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Table 3.8 Parameters used in the depletion capacitance 
Parameter Description Units 
A 
·' 
Drain/Source diffusion area (mz) 
cb., Zero bias bulk-to-drain/source capacitance (Farad) 
cb.tj Bulk-to-drain/source area capacitance (Farad) 
cbx.s Bulk-to-drain/source sidewall capacitance (Farad) 
cgbo Gate-to-bulk overlap capacitance per channel length (Farad/m) 
cgdo Gate-to-drain overlap capacitance per channel width (Faradfm) 
cgso Gate-to-source overlap capacitance per channel (Farad/m) 
width 
CJ Bulk-junction zero-bias bottom capacitance per area (Farad/m 2 ) 
CJSW Bulk-junction zero-bias sidewall capacitance per (Farad/m) 
length 
MJ Bulk-junction bottom grading coefficient -
MJSW Bulk-junction sidewall grading coefficient -
P, Drain/Source diffusion perimeter (m) 
The bulk-source/drain depletion capacitances are composed of bulk-source/drain area 
capacitance and bulk-source/drain sidewall capacitance. Their mathematical expression is 
given in Eq. (3.49). 
(3.49) 
The charge are calculated by integration using the boundary condition 
Q =A *CJ*Q .+P *CJSW*Q b.T. X b:g X b:rs (3.50) 
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Then the following equations show the capacitance models under different regions of 
operations 
if V6"' :$ FC* PB 
with 
if v;" > FC* PB 
A ·CJ P ·CJSW c = X + ~-''-----:-=:-:-
bx ( V, )MJ ( V, )MJSW 1-_Q£ 1-_Q£ 
PB PB 









C = A,·CJ ·(1-FC·(1+MJ)+ MJ·v;IX)+ 
bx (1-FCtu; PB 
P,·CJSW_ ·(l-FC·(l+MJSW)+ MJSW·Vbx) 
(1- FC)!+MJSW PB 








A1J J Qbif =K3· K4·(V,,-FC·PB)+ ( 2 2 ) 2-PB· V. -(FC-PB) bx 
K3 = (1-FC)-{I+MJ) 
K4= 1-FC*(1+MJ) 
Q =K7*[K8*(V -FC*PB)+ MJSW J 
b.u bx 2-PBSW-(v,;-(FC-PBl) 
K7 = ( 1-FC) -{l+MJSW) 
KS = 1-FC*(1 +MJSW) 
The capacitance models based on the charge equation are implemented into 
Carrot's simulator. Similar template is used to implement this charge model as we 
presented before. 
3.5 Model Verification 
To verifY the accuracy of DC and AC components implemented in the Carrot 
simulator, we ran de analysis to gather the operating points for both n-channel and p-
chmmel MOFETs. Results were plotted and compared to two other program simulators 
which are ngspice and Spectre. Fig. 3.6 and Fig. 3. 7 give the biasing voltage and current 
characteristic for an n-channel MOSFET under two different velocity saturations. Length 
of the transistor was set to 3 micrometers and its parameters were found in [26]. Drain-to-
source voltage was set to 0.8 volt so that transistors were able to operate in all regions as 
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Figure 3.7 Vgs vs Ids at Vmax=O and (W/L=30u/3u) 
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2 
To test the p-channel MOSFET, the similar approaches taken in n-channel MOSFET 
simulations were used. The source-to-drain voltage was set to 0.8 volt in that this ensures 
that transistor will operate in all regions while biasing voltage at the gate terminal was 
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swept from -0.5 to 2 volts. Test results are shown in Fig. 3.8 and Fig. 3.9 with different 
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Above simulation results indicate that the de equations being used in three different 
program simulators are the same for both transistors under this biasing condition. Once 
the de model is being verified, we will verify the accuracy of the capacitance model next. 
Unlike the DC model, it is not straight forward to gather the data of capacitance model in 
MOSFETs because some capacitors depend on more than one controlling voltage. We 
will look at bulk-to-source and bulk-to-drain capacitors so called the depletion capacitors 
first. Since capacitors in this model are functions of one voltage, the capacitance value is 
defined as the derivative of the charge on the capacitor terminals with respect to the 
voltage difference between the two terminals. For example, to find out the bulk-to-drain 
capacitor value, we can run the DC analysis and look at derivative of Qbs with respect to 
~'s. We applied a bias voltage at the gate terminal and swept this voltage from -0.5 to 2 
volts while drain voltage is kept at 0.8 volt. Similar procedures were used to test those 
two capacitance model in the PMOS transistors. We also found that simulation results are 
the same provided by three different program simulators. Results are given in Table 3.9 
Table 3.9 Bulk-to-drain capacitors ofp·-channel and n-channel MOSFETs 
Type Cbd (Farad) 
NMOS 3.85 *10-14 
PMOS 1.89*10-14 
The distributed gate-channel capacitances are gate-to-source, gate-to-drain and 
gate-to-bulk capacitances which are function of three voltages and those three voltages 
are voltage at gate-to-source, drain-to-source, and bulk-to-source terminals. By definition, 
three gate capacitances can be expressed as 
C3.55) 
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c = oQd 
gd av 
dg 





It is not possible to compare C
8
d and C86 in the Spice model with the derivation of 
charges in the Yang-Chatterjee model because the charge distribution is not the same. 
Meyer's capacitance model was implement(:d in ngSpice program simulator while the 
Yang-Chatterjee charge model was chosen in Carrot program simulator. Fig. 3.10 shows 
a comparison of gate-to-source capacitance of an n-channel MOSFET among three 
simulators. Results of those three graphs are similar. For example, the capacitances in the 
accumulation and saturation regions are the same. The minor difference is caused by the 
equation itself. P-channel capacitance model has similar capacitance behaviour as n-
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Figure 3.11 Cgs vs Vgs for PMOSFET at Vmax=1e5 and (W/L=30u/3u) 
To further verifY the accuracy of this implemented model, a three stage inverter was 
tested with a step input injected at the input of the first stage inverter and the output 
characteristic at each stage were plotted among Spectre, ngspice and Carrot. Results are 
given in Fig. 3.12, Fig. 3.13 and Fig. 3.14 respectively. As we can see that the waveform 
generated from the first stage of the inverter output seems to match pretty well among 
three simulations because same input sources are applied. As the output voltage at the 
first stage enters the second stage, more capacitors are involved in the transient analysis 
so minor discrepancy propagates through each stage. We can conclude that the 
capacitance model implemented in Carrot simulator is relatively close to the one in the 
ngspice simulator. Unlike results from Spectre, rising and falling time tended to be longer. 
Since we do not have access to the source code of Spectre, it is difficult to understand 
why the model disagree. 
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Transient Response 
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Figure 3.12 Three stage inverter transient simulation using Spectre 
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Figure 3.14 Three stage inverter transient simulation using ngspice 
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Chapter 4 
Design of a Ring VCO 
4.1 Introduction 
A voltage-controlled oscillator (VCO) is a circuit whose output signal oscillates at 
a particular frequency which is based on the input control voltage. This can be described 
in a simple mathematical form as 
foul = fo + K vco · V.:onl (4.1) 
fo is the center frequency or the free running frequency; Kvco is the gain of the VCO 
which controls how much is a change in frequency with respect to a change in voltage, 
V.:onl is the control voltage that sets the output frequency to a desired value, and foul is the 
oscillation frequency. 
A VCO is a commonly used circuit due to its wide range of applications including 
phase-locked loops (PLLs), clock and data recovery (CDR) circuits, transmitters, and 
receivers. The ring and LC VCOs are two of the most popular oscillators selected to 
perform the above tasks. Each VCO depends on different methods to achieve oscillation, 
so its performance parameters are different. For examples, LC VCOs have advantages in 
phase noise and maximum frequency categories whereas ring VCOs are superior in 
tuning range and manufacturability. When choosing VCOs for certain applications, many 
factors in terms of power, speed, signal amplitude, and phase noise are considered. 
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This chapter starts with discussions related to general theory behind LC VCO. 
Next, general ring VCO design aspects are explained in details. A block diagram will 
give an idea what has been implemented in this design. Then, each individual circuit is 
designed along with detail discussions based on analytical analyses and simulation results. 
A circuit simulator (Spectre) is used to perfonn simulations throughout this work. The 
chip was fabricated by TSMC (Taiwan Semiconductor Manufacturing Corporation) 
through CMC. Layout considerations are discussed next followed by simulation results. 
4.2 Voltage-Controlled Oscillator (VCO) Principles and Design 
Aspects 
A voltage-controlled oscillator is commonly used in telecommunication devices 
such as Phase-locked loops (PLLs). Two commonly used VCO architectures are ring 
oscillators and LC oscillators and they function as controllers where their input and 
output variables are voltage and frequency, respectively. 
When it comes to design a VCO, many trade off are made in terms of power 
consumption, speed, phase noise, jitter, process variations, etc. Layout is another 
important aspect should be planed in advance because it has a direct impact on the overall 
circuit performance. Mismatch and parasitic components are unavoidable in circuits so 
they should be minimized. 
An ideal LC oscillator is mainly based on a LC tank which is composed of an inductor 
and a capacitor. For an ideal LC tank shown in Fig. 4.1, it achieves oscillation when the 
impedance of the inductor is equal and opposite to that of the capacitor. The oscillation 







Figure 4.1 Ideal LC tank 
In practice, inductors and capacitors suffer 1rom resistive components. Fig. 4.2 shows a 
practical LC tank with resistive component Rand a negative resistance -R. The loss in the 
tank is represented by a positive resistance and will attenuate the oscillation signal. 
Therefore it is important that a circuit would introduce a negative resistance to sustain 
oscillation signals. 
L c R -R 
Figure 4.2 Practical LC tank with negative resistance 
4.2.1 Ring VCO 
Ring oscillators are waveform-based oscillators which consist of a number of 
delay stages where the output of the last delay stage is fed back to the input of the first 
stage. To achieve oscillation, the ring oscillator must provide a 2 1r phase shift and have 
a unity voltage gain at the oscillation frequency. Each delay stage provides a {rr/N) 
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phase shift where N is the number of delay elements and the remaining rc phase shift is 
provided by the DC inversion [ 16]. 
The topology of ring oscillators falls into two categories: the single-ended ring 
oscillator and differential ring oscillator. A simple single-ended ring oscillator is 
comprised of an odd number of inverters where the output of the last inverter is fed back 
to the input of the first stage. Therefore, the circuit provides the DC inversion which 
causes the oscillation in the circuit. This circuit is shown in Fig. 4.3. 
Figure 4.3 Single-ended ring oscillator block diagram 
To calculate the frequency at which this circuit will oscillate, the total number of 
N inverters and the propagation delay t P through each inverter should be determined. 




The single-ended ring oscillator is modified so that its frequency is controllable. 
The method is to control the amount of current which is available to charge or discharge 
the capacitive load of each stage. Fig. 4.4 shows current starved inverter. If the control 
voltage V cont increases, the reference current Iref will increase. The increasing current 
through M6 reduces the time to discharge the capacitive load at the next stage. Since the 
current through Ml mirrors the current through M3, the time to charge the capacitive 
load at the next stage also decreases as well. Therefore, an increase in control voltage 




Figure 4.4 Single-ended ring VCO schematic 
Since the single-ended ring VCO is susceptible to common-mode noise, many 
nng VCOs use the differential delay cell topology to alleviate this problem. The 
differential ring VCO is illustrated in Fig. 4.5. 
Figure 4.5 Differential ring oscillator block diagram 
A common topology for a cell of a differential ring VCO is comprised of a resistive load, 




M11~-----t>-11 + __ ____JI-] gnd 
Vin L_____,.--
Figure 4.6 Simplified differential delay cell circuit schematic 
To determine the oscillation frequency in this circuit, the propagation time in each 
delay cell is derived here. The propagation time is defined as the time between the zero 
cross of the differential output voltage. The output voltage at zero cross is equal to 
Vdd -(Vswing /2) and V.wing is the voltage drop across the resistive load. Assume the input 
voltage is positive so that the tail current switches from M2 to Ml. This results in a 
voltage drop across Rl and no voltage drop across R2. To analyze this circuit during 
switching, the left-hand side of the source-coupled pair differential delay cell is shown in 








Figure 4.7 Left-hand side of the source-coupled pair differential delay cell 
The output voltage of a first order RC circuit is 
-( 
vo:r (t) = vo:r (final)+ [v;,:, (initial)- v;,:, (final) J ·eRr. Cr. (4.4) 
with vo:r (initial)= vdd , r::, (final)= ~ld - V.wing and V, .. dng =!,ail. RL Thus the 
propagation through each delay is 
Then, the frequency at which the circuit will oscillate is 
(4.5) 
and the resistive load value is equal to 





To make the differential ring oscillator voltage controllable, a circuit to control 
RL is needed. A replica biasing circuit keeps ~w constant as the tail current increases and 
this makes RL to be inversely proportional to 1,"11 • With the replica biasing circuit shown 
in Fig. 4.8, the voltage swing is relatively constant and the oscillation frequency increases 
as the control voltage increases. The PMOS transistors M3, M4, and M5 are in the deep 
triode region of operation so that they act as linear resistors. The replica circuit works as 
follows. If the control voltage increases, the control current will increase as well as the 
tail current. The voltage drop across the PMOS transistors will also increase. Due to the 
negative feedback loop, the potential at the drain of M5 remains constant equal to Vref. 
The equivalent resistance of the PMOS load reduces accordingly. The PMOS bias 
voltage will set the voltage swing to the desired level. Therefore, as the tail current 
increases with a constant voltage swing, the oscillation frequency increases. 
Vref 
Figure 4.8 VCO with replica biasing circuit schematic 
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4.3 Ring VCO Schematic Design 
Many factors in terms of center frequency, tuning range, tuning linearity, 
manufacturability, output amplitude, power dissipation, phase noise, and jitter are 
involved in the VCO design because they play a huge role in oscillator performance. If 
the output amplitude is small and the noise signal is large, oscillations are hard to 
distinguish. 
A differential ring voltage-controlled oscillator is designed to provide a 1.8 GHz 
center frequency through the coarse tuning circuit. Then a replica biasing circuit and fine 
tuning circuit are designed so the frequency is a function of control voltage. The rail to 
rail output signal is achieved on output buffer. Fig. 4.9 is a block diagram of the ring 
VCO. Each block is discussed in the following section. 
Replica 
Biasing 
1 ~ ~ 
X 1------1 r-- r-- 1--Delay Cell Delay Cell Delay Cell Delay Cell Output Buffer 
~ r- ~ 1-- -i ~ i t 
Coarse Fine Tuning Tuning 
Figure 4.9 Differential ring VCO block diagram 
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4.3.1 Differential Delay Circuit Design 
A basic differential delay cell shown in Fig. 4.10 features a source coupled 
differential pair with two resistive loads. The loads are implemented by PMOS transistors 
operating in the deep triode region. When the PMOS transistor is in the deep triode 
region of operation, they operate as linear resistors. The loads are biased by a replica 
biasing circuit which is used to generate the appropriate voltage value Vbias to ensure a 
constant voltage swing at the output. A source coupled differential pair is driven by two 
current sources controlled by the coarse tuning and fine tuning circuit. The coarse tuning 
circuit determines the center frequency of the ring VCO by steering a fixed amount of 
current into the delay cells whereas the fine tuning circuit determines the tuning range of 
the VCO by steering a smaller current into the delay cells. 
Based on the above discussion, the circuit win analyzed with the following sequences. 
• Choose center frequency 
• Choose output swing 
• Set tail current in delay cell 
• Determine sizes of PMOS loads (W/L)l 
• Determine sizes ofNMOS differential pairs (WIL)3 
• Determine sizes of current sources (W/L)5, (W/L)6 
This design is based on a 0.18 ,um CMOS process. The supply voltage is 1.8V 
and the center frequency is around 1.8 GHz. The 0.4V output swing is chosen in this 
design and will be amplified by the output buffer. The tail current in each delay cell is set 
to 200 ,uA which corresponds to a total of 800 ,uA for a four stage ring oscillator. If a 
very small current is chosen, the circuit will become sensitive to changes due to process 






Figure 4.10 Basic differential delay cell schematic 
The next step is to determine the PMOS load device sizes which can be 
detem1ined either from the current equation for a device in the deep triode region or from 
the 1-V characteristic curve through simulations or measurements. The current equation is 
used to estimate resistive load values in this research. The resistance of a PMOS 
transistor operating in the deep triode region is given by Eq. (4.7) where f.i.p, Co.r, and V,hp 
are the hole mobility, gate-oxide capacitance per unit area and the threshold voltage 




The load capacitance values are determined next. The first stage of the inverter 
output is connected to the second stage of the inverter input, so the load capacitance value 
is mainly dominated by the gate-source capacitance at the input of the second delay stage. 
Other capacitors such as parasitic capacitors are not considered in this calculation. As 
discussed in Section 4.2.1, the oscillation frequency can be determined by 
so the equation of the load capacitance can be formulated by rearranging the above 
expression which yields the following equation 
c = , __ 1 __ _ 
L 2NRL ln(2)·/ 
(4.8) 
The load capacitance ofMOS transistors in the saturation region given in [17] is 
(4.9) 
The device size M3 is obtained by Eq. (4.8) and Eq. (4.9). Lastly, tail currents flowing 
into M5 and M6 are evaluated here. Even though both M5 and M6 are acting as current 
sources, their influence to the circuit in temts of oscillation frequency is different. The 
drain current in M5 sets the center frequency in the VCO while the tuning range is set by 
the drain current in M6. Based on this idea, the drain current in M5 has a major effect on 
the oscillator and should be much greater compared to that of M6. Since both transistors 
operate in saturation region, the biasing voltages (vcs) at both inputs should be greater 
than their overdrive voltages 
V =V -V 
OV gs th 
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Their device stzes can be analytically calculated from Eq. ( 4.1 0) with the above 
observation. 
(4.10) 
The initial design is then fine-tuned using simulations. Then final device sizes in 
delay cell are sullll11arized in Table 4.1. 
Table 4.1 Transistor W to L ratio in delay cell 
M1,M2 M3,M4 M5 M6 
(1.5u/0.18u) (17.5u/0.18u) (4u/0.18u) (1 u/0.18u) 
Fig. 4.11 shows the pre-layout simulation at output of the ring VCO oscillating at 







0 2 t(ns) 3 4 5 
Figure 4.11 Pre-layout simulation of delay cells 
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The reason of having different results between the simplified analytical analysis and 
simulation is that the analytical equations are derived from Level 1 MOSFET equations 
and the implemented models are BSIM3v3 model. Another reason is that derivations of 
the frequency equation do not include parasitic components such as overlap, junction, and 
sidewall capacitances. For example, the drain-to-bulk capacitances of Ml and M3 
transistors and gate-to-drain and gate- to-drain overlap capacitances of M3 should be 
taken into account. Other important factors that affect MOS transistor behaviour 
operating at high frequency are the substrate network ar1d the gate resistance [27] as 
shown in Fig. 4.12. The gate resistance consists of the physical gate resistance and 
another part is due to nonquasi-static (NQS) effects. The physical gate resistance depends 
on the length of poly layer in the transistor and the NQS component is related to a time 
that charge underneath the gate will need to respond to the applied voltage. This 
distributed channel resistance is related to the finite response time and it also increases 
the gate resistance. Thus, both parasitic capacitances and resistances should be taken into 
account when dealing with circuit of having high frequency signal. 
D 
Rsubd 
-1 s:::;:J 0 8 
s 
Figure 4.12 A MOSFET RF model based on BSIM3v3 
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4.3.2 Coarse Tuning Circuit Design 
The coarse tuning circuit is designed to achieve the desired bias value at the node 
"Coarse Tuning". As illustrated in Fig. 4.13, this circuit contains a resistor R in series 
with a diode-connected NMOS transistor M7. 
Coarse 
Tuning M5 
Figure 4.13 Coarse tuning cell schematic 
The current that flows in the drain of M7 is mirrored to the drain of M5 in Fig 
4.10. The resistor value is equal to a voltage difference between the supply voltage and 
the node Coarse Tuning over the current in M7. The bias voltage is equal to 0.68V and 
this value is determined from Eq. (4.10). Table 4.2 shows parameters used in this circuit. 




4.3.3 Fine Tuning Circuit Design 
The fine tuning circuit defines the VCO gain and its schematic diagram is shown 
in Fig 4.14. The transistor M8 is a current source and its gate is connected to ground to 
keep it operating in the saturation region. A differential input voltage plus common mode 
voltage set both transistors M9 and M1 0 into saturation region so the desired current can 
flow through M9. Then current will mirror into the delay cell through M11. This 
additional current steered into the delay cell determines the tuning range of VCO because 




of ( 4.11) 
where I M 6 is the amount of additional current being supplied to delay cells. The gm.M 9 is 
the transconductance of M9 and X is a ratio of device size M6 to Mil. 
o!ds ~ w w ( ) gm =-= 2·1/·C ·-·! =II·C ·-· V -V 
0 V r ox L D r ox L gs th gs 
The oscillation frequency can be rewritten as 
f = IMS +IM6 
2·N·C ·ln(2)·V L sw 
Then the VCO gain is 
(w) II • - ·(V ) rp uv M9 
Kvco = L M 9 = 0.355GH:zJV 
3.6968 · WMJ • LMJ • V.w 
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Vdd 
M9 [_M_1_0 ___ + 
Vcontrol 
L Fine 
M6 Tuning [?.._I ----'----' 
Figure 4.14 Fine tuning cell schematic 
The device sizes given in Table 4.3 are determined from simulations such that the 
tuning circuit provides a 0.1 GHz tuning range by a± 200 mV tuning voltage with a 
common-mode voltage at 0.95V. 




4.3.4 Replica Biasing Circuit Design 
A replica biasing circuit uses a copy of the half delay cell and an operational 









Figure 4.15 Replica biasing cell schematic 
The amplifier is designed to have a high gain such that it applies a negative 
feedback at the node "Vbias". Since the amplifier gain is large, the differential input 
voltage of the operational amplifier must be small. Therefore, the signal amplitude is 
approximately equal to Vdd-Vref. Vref is the voltage at the inverting input of the 
amplifier. Then, a circuit with a resistor R in series with a diode-connected n-channel 
transistor M12 is designed to generate a reference voltage equal to 1.4V. 
72 
The replica biasing circuit also includes a transistor M13 to use as a switch which 
sets an on-off state of the oscillator. The reason to have this switch is because an LC 
oscillator will be fabricated into the same chip. This switch is used to enable one 
oscillator at a time and thus avoid interference between two. If M13 is in the cut-off 
region, the oscillator is on. To tum off the oscillator, M13 must be turned on to cause Ml 
into the cut-off region. Therefore, by setting Vstart to 1 or 0 will set the oscillator to the 
off and on stage accordingly. The device sizes and resistor value is given in Table 4.4. 
Table 4.4 Transistor W to L dimensions and resistor values 
R M12 M13 
3.5kQ (0.5u/0.18u) (1.5u/0.18u) 
A two stage CMOS operational amplifier [18], illustrated in Fig. 4.16, is designed 
to provide negative feedback in the replica biasing circuit. The first stage consists of a 
current mirror load M14-M15 and a differential pair M16-M17 biased by a tail current 
source M18. The second stage consists of a common-source amplifier M21 and M22 as 
an active load. In the biasing circuit, the current source is generated by a resistor with 2 






Vin+ -+----+------+- f---vbias 
Figure 4.16 Operational amplifier cell schematic 
The overall voltage gain in the amplifier depends on both first and second stages. 
The first-stage voltage gain is a multiplication of the transconductance and the output 
resistance of the first stage and the second-stage voltage gain is can be calculated in the 
same fashion. This results an overall gain of 
(4.12) 
To ensure the gain in the amplifier is relatively constant, the output voltage swing 
v;,v22 ~ v;,ias ± vswing ~ vdd -lv;,v211 (4.13) 
is limited to a voltage range given in Eq. (4.13) for which both M21 and M22 operate in 
the saturation region. If output voltage is outside this range, one of the output transistors 
will enter the triode region. As a result, the overall gain of the amplifier will be degraded 
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The following discussion gives an idea how the dimensions should be sized in a 
certain ratio. With zero input voltage and perfect matching, overdrive voltages in 
transistors Ml4, M15, and M21 are equal. Eq. (4.14) gives a ratio of drain currents versus 
transistor size. 
(4.14) 
Drain currents in Ml4 and Ml5 are equal to one half of drain currents in Ml8. 
Also M21 and M22 have equal drain currents and M18 and M22 have equal gate-source 
voltages. Based on those conditions, Eq. (4.14) can be rewritten as 








Lastly, the compensation capacitor is used to prevent the circuit from oscillating 
when connected in a feedback loop. Without a compensation capacitor in the circuit, the 
oscillation will occur if the phase margin is negative. The phase margin is 180 degrees 
minus the phase at unity loop gain. To meet this requirement, we selected the 
compensation capacitor based on the open loop response of the operational amplifier. 
This simulation result is plotted in Fig 4.17. By running numerous simulations, we chose 
the capacitor value to be 950fF. This not only ensures a positive phase margin, but also 
gives the necessary value to pass layout versus schematic (L VS) rule check in the 
software. The components values used in the amplifier design are summarized in Table 
4.5. 
Table 4.5 Transistor W to L ratio, resistor and capacitor values 
M14 M15 M16 Ml7 Ml8 Ml9 M20 
(8u/1 u) (8u/l.5u) (4u/lu) (40u/0.18u) 
M21 M22 R c 
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Figure 4.17 The open-loop frequency response ofthe op-amp 
107 108 ,;,o 
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4.3.5 Output Buffer Circuit Design 
The output buffers are utilized to optimally drive bigger loads such as pads, test 
fixtures, and the spectrum analyzer input impedance without degrading the oscillator 
performance. The CMOS inverter can provide a full output voltage swing between zero 
and supply voltage if the inverter threshold voltage was set to a desired voltage value. 
The input voltage versus output voltage characteristics of a CMOS inverter is given Fig. 
4.18 and the inverter gain is referred to the slope in the figure. This indicates that region 
C provides a maximum gain to the circuit. To obtain the maximum inverter gain, both 
transistors are designed to operate at the saturation region. If transistors operate outside 
region C, the output voltage signal will be degraded. 
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Figure 4.18 Operating regions of the nMOS and the pMOS transistors 
In addition to above discussions, lowering the common mode voltage at the 
oscillator outputs is necessary before designing an inverter chain. If the outputs of delay 
cells are connected to an inverter chain without the first stage buffer, it takes more 
inverters or it may be impossible to achieve maximum swing because the common mode 
voltage is not near the C region. Thus, the common mode voltage is lowered to near 1 V 






M26 rc=:y5J M25 
Figure 4.19 The 1st stage differential output buffer cell schematic 
The current source M25 is biased by two diode-connected MOS transistors in series. The 
resistor value R1 is calculated using ohm's law with an assumption that currents in the 
drain of M23 and M24 are both 100 pA . Table 4.6 shows the parameters used in this 
circuit. 
Table 4.6 Transistor W to L ratio and resistor values 
M23M24 M25 M26 M27 
I 
R1 
(2.5/0.18) (6/0.4) (3/0.18) 8kQ 
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I 
Fig. 4.20 shows the effectiveness of the differential output buffer which produces 






0 2 t(ns) 3 4 
Figure 4.20 Pre-layout simulation at the 1st buffer output 
5 
Next, an inverter chain is designed through simulations. As the chain becomes 
longer, the input voltage increases as well as the width for both transistors. The inverter is 
first fine tuned to the region C referred to Fig. 4.18 and its width is double through each 
stage. A series of inverter chain and its output signals are given in Fig. 4.21 and Fig 4.22. 
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Figure 4.21 The 2nd stage output buffer cell schematic 
Transient Response 
2.0,.---------------,-------,------------,------
0 2 · t (ns) 3 4 5 
Figure 4.22 Pre-layout simulation at the 2nd buffer output 
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The device dimensions are given in Table 4.7 and all dimensions are in micros 
Table 4. 7 Transistor W to L ratio in the inverter chain 
M28 M29 M30 M31 M32 M33 M34 
(3.5/0.18) (0.5/0.18) (3/0.18) (1/0.18) (6/0.18) (2.5/0.18) (18/0.18) 
M35 M36 M37 M38 M39 M40 M41 
(7.5/0.18) (54/0.18) (22.5/0.18) (108/0.18) (45/0.18) (216/0.18) (90/0.18) 
4.4 Ring VCO Layout Design 
The layout has a great effect on the overall circuit performance. When designing a 
circuit contains large MOS transistors, the parasitic components should be minimized by 
using folding technique [19]. For MOS tnmsistor with a large width, the folding 
technique is applied. The length of the MOS 1ransistor is the same as the length of poly 
whereas the MOSFET's overall width is set by the width of poly over the active region 
times the number of poly fingers. Fig. 4.23 gives an equivalent layout of a large-width 
MOSFET where A, B, and C are referred to Source, Gate, and Drain in the n-channel 
MOS transistor. This will reduce the gate resistance and drain to bulk capacitances. The 
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Figure 4.23 Equivalent layout of a large-width MOSFET 
The common-centroid geometry is the technique to reduce mismatch caused by 
process variations. It is used to layout a differential pair of transistors so that any 
variations in process parameters will affect both transistors in the same fashion. For 
example, a differential pair of NMOS transistors is folded into 2 fingers and laid out 
using this method. Its general layout diagram is shown in Fig. 4.24. Any changes in Ml 






Figure 4.24 NMOS differential pair layout using common-centroid geometry 
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In our design, the folding technique is applied to all of the large size transistors 
such as differential cells and inverters and we also should have laid out differential pairs 
with the common-centroid geometry to ensure the reduce mismatch problem due to 
process variations. 
The ring VCO layout design is based on a 0.18 ,urn n-well CMOS technology 
offered by TSMC. This process includes six metal layers and one poly layer. The Metal 1 
and poly layer are mainly used to design NMOS and PMOS transistors. The Metal 2, 
Metal 3, and Metal 4 layers are used to route signals while Metal 5 and 6 layers are used 
to lay out the power and ground. N-implant resistors, P-implant resistors, and a Metal-
Insulator-Metal (MIM) capacitor are also built in the layout design. Lastly, the pads with 
the electrostatic discharge (ESD) circuit are implemented as this protects thin gate oxides 
from ESD damage. 
A single delay cell layout is shown in Fig. 4.25 and the fine tuning layout is given in Fig. 
4.26. Coarse tuning, replica biasing and output buffer layouts are given in Fig. 4.27, Fig. 
4.28, and Fig. 4.29 respectively. Lastly, Fig. 4.30 and Fig. 4.31 show the overall ring 










Figure 4. 26 Fine tuning layout 
Vcontrol 
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Figure 4.30 Overall ring VCO layout 
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The chip layout is shown in Fig. 4.31. The differential ring VCO described in this 
chapter and a cross-coupled LC VCO are implemented in this chip. The cross-coupled 
LC VCO was designed by another graduated student. The on-off state of the ring and LC 
oscillator is controlled by two separated external signals labelled as Vcontrol and Vc. 
respectively. The ring VCO inputs and outputs are labelled as Vtune+, Vtune- and VCO+, 
VCO- respectively. Before sending the chip for fabrication, the chip must contain a 
certain amount of density in all 6 metal layers, poly layer, and capacitance layer. To meet 
the density requirement, the chip is filled up with dummy layers. The test chip layout is 








gnd! gnd! gnd! gnd! gnd! 
Figure 4.31 Test chip layout 
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4.5 Simulation Results 
The difference between pre-layout simulation and post-layout simulation is that 
the former does not take parasitic components into account. The range of oscillation 
frequencies attainable through changing differential control voltages is plotted. The 
overall design with loads was pre-layout simulated. Loads include package, test fixture 
and a 50 ohm resistor. Note the load should also include pads for more accurate 
simulation. 
The input voltage versus the output frequency is shown in Fig. 4.32. Both 
simulation results indicate similar range of oscillation frequency. The VCO gain is 
0.3GHzJV. The VCO gain can also be obtained by the analytical calculation using Eq. 
( 4.11) which gives a gain of 0.355GHziV. There are some discrepancies among these 
results due to the fact that the result from using the analytical simulation is just an 
approximation. The results from pre-layout and post-layout simulation are different 
because pre-layout elements do not include some parasitic elements as we discussed in 
Section 4.3.1. 
-o.1 0 0.1 0.2 
Delta Vcontrol (V) 
l 
,r~-pre-l~ymrt;;~ulatio~-~_:=_p-;;~t~~y~~t;j~~~~~i~ni 
-A- Analytical Calculation i 
--------~~-~-- -------··-·---------···-.. "" .J 
Figure 4.32 Oscillation frequencies versus control voltages 
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Lastly, simulation results from the post-layout simulation at the 2nd buffer output 








0 2 3 4 5 
Figure 4.33 Post-layout simulation at the 2"d buffer output 
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Transient Response 
0 2 · t(ns) 3 4 5 
Figure 4.34 Pre-layout simulation with package, test fixture, and 50 ohm resistor 
Due to some errors in our layout design, we were not able to provide experimental 
results. To verify those layout errors, test procedures are described in Appendix A 
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Chapter 5 
Multi-Time Analysis l Envelope 
Harmonic Balance 
5.1 Introduction 
Transient simulation of circuits with widely separated time constants and fast 
periodic excitations is not efficient because a long simulation period with small time 
steps is required. As explained in Chapter 2, the MPDE approach allows a more efficient 
simulation circuits with AM signals. IfFM signals are present, the WaMPDE method can 
be used. This work will focus on the EHB analysis which is a particular implementation 
of the MPDE method with the periodic time dimension treated in frequency domain, as 
explained in Section 2.3.3. In this chapter the companion models for the EHB analysis 
are presented. To test how efficient this method is compared to the traditional transient 
analysis, simulations of a VCO with both methods are presented. 
5.2 Companion Models for EHH Analysis 
In Section 2.4, companion models for transient analysis were explained and in this 
section, we derive the companion models for linear and nonlinear elements used in the 
EHB method. We will discuss linear components first followed by nonlinear components. 
5.2.1 Linear Transconductances 
As we mentioned before, linear resistances in the time domain can be described as 
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i=g·v 
To express transconductances in the frequency domain, the following expression is used 
Io g 0 0 vo 
II 0 g 0 0 ~ 
I= GV ¢=) = 0 0 (5.1) 
0 0 
IN 0 0 g VN 
where I and V are current and voltage respectively in the frequency domain and G is a 
diagonal matrix. The subscript N represents number of harmonics. The companion 
model of a resistor is illustrated in Fig. 5.1. 
DC Solution 1st Harmonic nth Harmonic 
f ~ Io f ~II 
Vo~g ~~g 
l l 
Figure 5.1 Companion model of a linear transconductance used in EHB 
5.2.2 Linear Capacitor 





Next, we re-formulate the voltage term into two time dimensions so the voltage term 
0 
v(t) is expressed as v(tptz). The derivative term in frequency domain using two-time 
dimensions is 
The term V{t1) is a time-varying phasor in the mixed time and frequency domain. The 
partial derivative of this function with respect to t1 is solved by the BE method. 
(5.2) 
where n -l and n are the last calculated sample and the next calculated sample 
respectively. The term h is the chosen time step. The derivative term with respect to t2 is 
perform by a multiplication of }Q 
(5.3) 
where the matrix Q can be expressed as 
0 0 0 0 
0 W1 0 0 
Q= 0 0 0 
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with cu1 being the fundamental angular frequency and N is the harmonic number. Then 
the companion model of a capacitor is equal to 
(5.4) 
and can be rewritten as 
0 V -V O(n) O(n-1) 
h 
jcuJI, V. -V l(n) t(n-1) 
( 1 )- 1--L=C + h =C jQ+hU V,-Chv,_, 
V -V N(n) N(n-1) 
jNm1VN, h 
where U is the identity matrix 
The equivalent circuit representation of the companion model for a single linear capacitor 






h 0 n-1 
cv 
h N n-1 
DC solution Nth Harmonic 
Figure 5.2 Companion model of a capacitance in EHB 
5.2.3 Nonlinear Current Sources 
Companion models for nonlinear resistors and capacitors can be derived in a 
similar manner to the methods used above with the addition of a nonlinear method. As we 
discussed in Chapter 2, Newton's method applied to a nonlinear current source results in 
To describe the nonlinear current sources in the time-frequency domain, the derivative 
term in Newton's method is replaced by the Jacobian matrix J;. The expression above 
can be rewritten as 
(5.5) 









and the index m corresponds to the number of voltage samples in time domain .. 
To convert the expression above from the time domain into the frequency domain, DFT 
method is applied and the above expression in the frequency domain can be rewritten as 
I (v k+l) = Fi (p-I v k) + FJ;F-1 (v k+l -V k) 
where I and V are current and voltage in the frequency domain; F and F-1 are DFT 
and IDFT respectively. This expression can be expanded to 
Fig. 5.3 shows the DC solution to the companion model of a nonlinear current source. 
There is a similar companion model for each considered frequency. For convenience, we 





v_k+l Yoo o V
k+l 
···YoN N YooVa' 
DC solution 
··· v v* JON N 
Figure 5.3 Companion model of a nonlinear resistor used in EHB 
5.2.4 Nonlinear Capacitors 
Lastly, to derive the companion model for nonlinear capacitors, charge is chosen 
instead of voltage as a state variable to avoid numerical errors in calculations (7]. The HB 
method is applied by taking partial derivative of the charge function with respect to t2 
and this gives 
(5.6) 
The partial derivative of the charge function with respect to t1 is given as 
(5.7) 
Applying DFT to Eq. (5.6) and Eq. (5.7), the analytical expression of the companion 
model of a nonlinear capacitor in time-frequency domain can be written as 
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In= jQ·Q n+Q n~Q n-1 =[jQ+±·U ]·Q n _Q~-1 (5.8) 
where U is the identity matrix and 
0 0 
The unknown term Qn can be solved using the Newton method which is the same 
approach we used to solve the charge term in time domain. Here the charge solved by the 
Newton method can be expressed as 
Then Eq. (5.8) can be expanded into the following form 
Fig. 5.4 shows the companion model for the DC circuit of a nonlinear capacitor and also 
there is a similar companion model for each considered frequency. For convenience, we 
set the matrix term ( FJ QF-1) equal to [y] and ( jQ + ± · U) equal to [ x]. 









Figure 5.4 Companion model of a nonlinear capacitance used in EHB 




Due to some limitations to the Level 3 MOS model, our goal is to design a ring 
oscillator which oscillates at its highest frequency with similar circuitry discussed in 
Chapter 4 but with larger geometries. Transistor parameters were chosen with a minimum 
length of 0.4 Jim. Then a procedure similar to the one described in Chapter 4 was used to 
design this ring VCO using Cadence. Next, the same circuit was simulated with ngspice 
and Carrot. Results are shown in Fig. 5.5, Fig. 5.6 and Fig. 5.7 with oscillation frequency 
of 1.94GHz, 2.5GHz, and 2.7GHz based on the Spectre, ngspice, and Carrot simulator 
programs respectively. The carrot and ngspice netlists are in Appendix B and all the 
design values are documented in netlists. 
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of 1.94GHz, 2.5GHz, and 2.7GHz based on the Spectre, ngspice, and Carrot simulator 
programs respectively. The carrot and ngspice netlists are in Appendix B and all the 
design values are documented in netlists. 
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One of the reasons for the discrepancies is that even though I-V characteristics are 
the same with a minimum transistor length of 3 Jlm, it is not necessary true that they will 
give same results as transistor sizes are scaled down to 0.4 Jlm. After we generated the I-
V graphs from three simulators presented in Fig. 5.8, we discovered that drain current 
from Spectre are lower than those of from other two simulators. This is an indication that 
Level 3 model in Spectre is not the same as in ngSpice. In addition capacitance models 
are implemented differently in Carrot and ngspice, therefore the oscillation frequency is 
not exactly the same either even with the same DC characteristics. Also, if we look at 
results of the replica biasing voltage given in Fig. 5.9, Fig. 5.1 0, and Fig. 5.11, it is 
evident that the transistors are not equally biased in the three simulations, but the 
differences are most pronounced in Spectre, due to different DC characteristics. Results 
from ngspice and Carrot tend to be closer but results are different after 1 flS simulation 
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Figure 5.8 Vgs vs Ids at Vmax=le5 and (W/L=4/0.4) 
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Figure 5.11 Replica biasing voltage from Carrot 
3 
X 10.6 
Since the WaMPDE is not currently implemented in Carrot, it is not possible to 
analyze the unmodified VCO circuit with multiple time dimensions. However if the 
feedback loop is opened as shown in Fig. 5.13, the circuit is no longer autonomous and 
can be analyzed with the EHB analysis. Simulated oscillation signals are injected at the 
inputs of the first delay celL A problem in the original replica biasing circuit design is 
that this voltage increases abruptly at 1 ps and this cause the PMOS resistive load 
transistors operated in the wrong region. The oscillation frequency can vary and this 
causes stability problem in both EHB and transient analysis while running the opened-
loop test. Therefore, the replica biasing circuit is modified so that the voltage stays at the 
right region and its output characteristic is in Fig. 5.12. 
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Figure 5.12 Replica biasing voltage with modifY circuit 
Two sinusoidal signals similar to the oscillation frequency signals are injected into the 
VCO inputs. The oscillation frequency is around 2. 7 GHz with a voltage swing of 0.248V 
and a common mode voltage of 1.622V. To generate slow time vary signals at the fine 
tuning input, two 1 MHz sinusoidal signals with amplitude of 0.1 V and common mode 
voltage at 0.85V are selected. Next, tests are made to evaluate how effectiveness of the 
EHB is compared to the transient analysis. 
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5.4 Simulation Results 
This section shows simulation results to compare the performances of EHB with 
1 ns sampling time and traditional transient analysis with 20 ps sampling time. As we 
discussed in Chapter 2, multi-time scale simulation method usually require less sample 
points to reproduce signals having widely separated rates. Results of opened-loop test 
using traditional transient analysis and EHB method are shown in Fig. 5.14, and Fig. 5.15 
respectively. Next, we extracted the result at the replica biasing output from the EHB 
simulation to be compared with the results of the regular transient simulation. This is 
done by taking a set of data from the fast time axis and using IDFT method to convert 
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Figure 5.16 Comparison between two simulators at the replica biasing output 
Ill 
To verify results in Fig. 5.15 agrees with the one in Fig 5.14, we can compare the 
peak-to-peak voltage of the fast transient signal between the last line of the 3-D plot and 
the signal from Fig. 5.14 From Fig. 5.17 and Fig. 5.18, the peak-to-peak voltage values 
between two graphs are identical so we know that results are correct in EHB method. The 
frequency values in two graphs are different because we did not calculate the real time 
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Figure 5.18 Voltage at the delay cell output using transient analysis 
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One advantage of EHB method is that the selected time step is independent of the 
high frequency signal because high frequency signal is handled in t2 dimension. Thus, 
time step can be made very long compare to one period of the high frequency signal 
whereas when a long time step is used, the initial transient evolution is lost. Another 
advantage is that this method uses less CPU time than traditional transient method does. 
This is not only memory saving, but also time saving for designers. A total CPU time to 
run the EHB simulation for 4 hannonic numbers and I ps simulation period with I ns 
and 20 ns sampling time is given in Table 5.1. For comparison, a traditional transient 
analysis with 20 ns sampling time was simulated. 
Table 5.I CPU time comparison using EHB method with different sampling time 
Sampling Time I ns 20 ns 20 ns 
CPU time 8min 5sec I min 46sec 35min 48sec 
The extracted results at node 2 are shown in Fig. 5.I8. We can see that the result with 20 
ns sampling time is not very accurate at first during the initial fast transient but it gets 
better with time. Thus to utilize the full potential of this method, it is necessary to 
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Figure 5.19 Extracted results from EHB method at the replica bias output 
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Chapter 6 
Conclusion and Future Work 
6.1 Conclusion 
In this work, a Level 3 MOSFET model included both static and dynamic parts 
was successfully implemented into the Carrot simulator program. This requires an 
understanding of the theory behind MOSFETs. For the static model, correction factors 
based on the ngSpice source code were added to ensure the smoothness of DC 
characteristics. Meanwhile, the simplified Yang-Chatterjee charge model was used in the 
dynamic model to resolve discontinuity and charge conservation problem in Meyer's 
models. Both I-V and C-V characteristics for both N and P MOSFETs were compared 
with the ones in Spectre and ngspice. The I-V characteristics in the three simulators 
match well for medium channel lengths. The C-V characteristics were compared as well. 
There were discrepancies in the capacitances for some operating voltages but that is to be 
expected since the implemented charge model is different. However a transient analysis 
of a small circuit showed reasonable agreement. This is one of the issues that should be 
addressed in future work. 
A 1.8 GHz differential ring VCO was fully designed initially using the TSMC 
0.18 11m technology and Cadence tools. This provided a deep understanding of the 
circuit. The VCO was fabricated but due to errors in the layout it was not possible to test 
it. This circuit presents variations in widely separated time scales and so was used to 
evaluate the efficiency of the EHB method implemented in Carrot applied to complex 
CMOS circuits Due to limitations in the Level 3 MOSFET models, the ring VCO was 
scaled to a larger size. 
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The longer simulation periods of the EHB analysis evident a stability problem in the 
biasing network that was not detected before with regular transient analysis shorter 
simulations. The problem was solved by modifying parts in the existing replica circuitry. 
The EHB simulation results were verified with the results of transient analysis. The 
current implementation of the EHB method only supports fixed time step. The results of 
an EHB simulation using a time step of I ns agreed very well with the transient analysis 
results using a time step of 20 ps. An EHB simulation with a long time step of 20 ns 
showed that the initial value was not very accurate during the initial fast transient but it 
became more accurate with time. Even if the chosen fixed time step is too long, the 
simulation has poor accuracy during the instants of fast variations but later the accuracy 
improves when variations become slower. This indicates that significant performance 
improvements can be achieved if an adaptive time step is implemented. It was shown that 
CPU time could be reduced by an order of magnitude or more with the EHB method if 
the variation scales are very different. 
6.2 Future Work 
A few improvements can be done to this work in the future. In the oscillator 
design, a reference circuit should be added to supply the required biasing current and the 
circuit will be independent of process variations. The replica biasing circuit should be 
modified according to what we discussed in the Section 5.3 to ensure the stability. Pads 
can be built in the schematic diagram so the same layout errors can be avoided in the 
future. 
Next, for the MOSFET model, to compare the accuracy of the capacitor model in 
Carrot with other simulators, we can choose simulators that have the same capacitor 
model such as APLAC or Freeda. Another improvement to the current model is to 
implement more advanced models as we mentioned in Chapter 2. This will allow us to 
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simulate circuits containing small geometry transistors and we will be able to understand 
physical characteristics ofMOSFETs with respect to changes in sizes. 
Lastly, even though the EHB method can generate multi-rate signals more 
efficiently then the traditional transient does, to fully understand the potential of the EHB 
method, the adaptive time step option is required to be implemented into the simulator. 
The WaMPDE can be implemented in Carrot in the future, so the autonomous circuits 





To test the ring VCO performance, the package was mounted on top of a test fixture. This 
was done by James Dietrich (CMC Testing Collaboratory) in the University of Manitoba. 
He modified the test fixture as the power pins and ground pins are not compatible 
between the test fixture and the package. He spent a few days on this modification and 
this modified circuit is shown in Fig. A. I. 
Figure A.l Modified Tested Circuit 
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He also did a pre-test for us and the circuit was wired as given in Fig. A.2. We 
were informed that the chip did not consume any power because the chip and pads are not 
connected. We tested the circuit shown in Fig. A.2 with multi-meters and power supplies. 
There was no current flow to the multi-meter. Also, the infinity impedance between 
ground pins was measured. Thus we can conclude that the pads and circuits are not 
connected. After re-exam the layout diagram shown in Fig. 4.21, we found out that pads 
and circuits were not connected and Fig. A.3 shows a portion of this disconnect between 
pads and circuit. Even though the final design passed the design rule check (DRC) test, 
the layout versus schematic (L VS) test was not performed. This critical mistake would 
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Figure A.3 Disconnections between Pads and Circuits 
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AppendixB 
Netlists include all of the transistor dimensions, the resistor values and a capacitor 
value used in the new closed-loop and open-loop ring VCO design. 
II Close loop ring VCO design in Carrot simulator 
II Model definitions 
.model mosfetl3:mypmos type=l tox=80e-10 ld=0.09e-6 nsubp=4e22 cj=0.2e3 
cjsw=1.2e-9 cgso=0.35e-9 cgdo=0.35e-9 cgbo=le-10 xj=1.8e-7 nfs=le14 
u0p=0.015 vmax=le5 vtOp=-0.8 vtc=l w=20e-6 1=0.4e-6 ad=l.8e-12 
as=1.8e12 pd=40.18e-6 ps=40.18e-6 
.model mosfetl3:mynmos tox=80e-10 ld=0.09e-6 nsubn=5e21 cjsw=1.2e-9 
cgso=0.35e-9 cgdo=0.35e-9 cgbo=le-10 xj=1.5e-7 nfs=lel4 u0n=0.045 
vmax=le5 vt0n=0.6 vtc=l w=45e-6 1=0.4e-6 ad=4.0Se-12 as=4.05e-12 
pd=90.18e-6 ps=90.18e-6 
II The First Delay cell 
mosfetl3:m1 1 2 3 3 model=mypmos 
mos fetl3: m2 4 2 3 3 model=mypmos 
mosfetl3:m3 1 5 6 0 model=mynmos 
mosfetl3:m4 4 7 6 0 model=mynmos 
mosfetl3:m5 6 8 0 0 model=mynmos w=lOe-6 
pd=20.18e-6 ps=20.18e-6 
mosfetl3:m6 6 9 0 0 model=mynmos w=7.~)e-6 
as=6.75e-12 pd=l5.18e-6 ps=15.18e-6 
II The Second Delay cell 
mosfetl3:m7 10 2 3 3 model=mypmos 
mosfetl3:m8 11 2 3 3 model=mypmos 
mosfetl3:m9 10 1 12 0 model=mynmos 
mosfetl3:m10 11 4 12 0 model=mynmos 
1=0.4e-6 ad=9e-13 as=9e-13 
1=0.4e-6 ad=6.7Se-12 
mosfetl3:mll 12 8 0 0 model=mynmos w=lOe-6 1=0.4e-6 ad=9e-13 as=9e-13 
pd=20.18e-6 ps=20.18e-6 
mosfetl3:m12 12 9 0 0 model=mynmos w=7.5e-6 1=0.4e-6 ad=6.75e-12 
as=6. 75e-12 pd=15.18e-6 ps=l5.18e-6 
II The Third Delay cell 
mosfetl3:m13 13 2 3 3 model=mypmos 
mosfetl3:m14 14 2 3 3 model=mypmos 
mosfetl3:m15 13 10 15 0 model=mynmos 
mosfetl3:m16 14 11 15 0 model=mynmos 
mosfetl3:ml7 15 8 0 0 model=mynmos w=10e-6 1=0.4e-6 ad=9e-13 as=9e-13 
pd=20.18e-6 ps=20.18e-6 
mosfetl3:m18 15 9 0 0 model=mynmos w=7.5e-6 1=0.4e-6 ad=6.75e-12 
as=6. 75e-12 pd=15.18e-6 ps=l5.18e-6 
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II The Fourth Del3y cell 
mosfetl3:m19 7 2 3 3 model=mypmos 
mosfetl3:m20 5 2 3 3 model=mypmos 
mosfetl3:m21 7 13 16 0 rnodel=mynmos 
mosfetl3:m22 5 14 16 0 model=mynmos 
mosfetl3:m23 16 8 0 0 model=mynmos w=10e-6 1=0.4e-6 ad=9e-13 as=9e-13 
pd=20.18e-6 ps=20.18e-6 
mosfetl3:m24 16 9 0 0 model=mynmos w=7.5e-6 1=0.4e-6 ad=6.75e-12 
as=6.75e-12 pd=15.18e-6 ps=15.18e-6 
II Coarse Tuning 
mosfetl3:m25 8 8 0 0 rnode1=mynmos w=lOe-6 1=0.4e-6 ad=9e-13 as=9e-13 
pd=10.18e-6 ps=l0.1Be-6 
res:rl 3 B r=400 
II Fine Tuning 
mosfetl3:m26 17 0 3 3 model=mypmos w=1e-6 1=0.4e-6 ad=9e-14 as=9e-14 
pd=2.18e-6 ps=2.18e-6 
mosfetl3:m27 9 18 17 3 model=mypmos w=1e-6 1=0.4e-6 ad=9e-14 as=9e-14 
pd=2.18e-6 ps=2.18e-6 
mosfetl3:m28 0 20 17 3 model=mypmos w=1e-6 1=0.4e-6 ad=9e-14 as=9e-14 
pd=2.18e-6 ps=2.18e-6 
mosfetl3:m29 9 9 0 0 model=mynmos w=le-6 1=0.4e-6 ad=9e-14 as=9e-14 
pd=2.18e-6 ps=2.18e-6 
II Replica Biasing 
mosfetl3:m30 21 2 3 3 model=mypmos 
mosfetl3:m31 21 3 22 0 rnode1=mynmos 
mosfetl3:m32 22 8 0 0 model=mynmos w=10e-6 l=0.4e-6 ad=9e-13 as=9e-13 
pd=20.18e-6 ps=20.18e-6 
mosfetl3:m33 22 9 0 0 model=mynmos w=7.5e-6 1=0.4e-6 ad=6.75e-12 
as=6.75e-12 pd=15.18e-6 ps=15.18e-6 
IIOpamp 
mosfetl3:m34 23 23 3 3 model=mypmos w=Be-6 1=1e-6 ad=7.2e-13 as=7.2e-13 
pd=16.18e-6 ps=16.18e-6 
mosfetl3:m35 24 23 3 3 model=mypmos w=Be-6 1=1e-6 ad=7.2e-13 as=7.2e-13 
pd=16.18e-6 ps=16.18e-6 
mosfetl3:m36 23 25 26 0 mode1=mynmos w=Be-6 l=l.5e-6 ad=7.2e-13 
as=7.2e-13 pd=16.18e-6 ps=16.18e-6 
mosfetl3:m37 24 21 26 0 model=mynmos w=8e-6 1=1.5e-6 ad=7.2e-13 
as=7.2e-13 pd=16.18e-6 ps=16.18e-6 
mosfetl3:m38 26 27 0 0 model=mynmos w=6e-6 1=1e-6 ad=5.4e-13 as=5.4e-13 
pd=12.18e-6 ps=12.18e-6 
mosfetl3:m39 2 27 0 0 model=mynmos w=6e-6 1=1e-6 ad=5.4e-13 as=5.4e-13 
pd=12.18e-6 ps=12.18e-6 
mosfetl3:m40 2 24 3 3 model=mypmos w=16e-6 1=1e-6 ad=1.44e-12 as=1.44e-
12 pd=32.18e-6 ps=32.18e-6 
mosfetl3:m41 27 27 0 0 model=mynmos w=6e-6 1=1e-6 ad=5.4e-13 as=5.4e-13 
pd=12.18e-6 ps=12.1Be-6 
cap: cc 24 2 c=500e-12 
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II Opamp Bias 
res:r2 3 27 r=24e3 
mosfetl3:m42 27 27 0 0 model=mynmos w=20e-6 l=le-6 ad=l.Be-12 as=l.Be-
12 pd=40.18e-6 ps=40.18e-6 
II Reference Voltage 
res:r3 3 25 r=800 
mosfetl3:m43 25 25 0 0 model=mynmos w=4e-6 1=0.4e-6 ad=3.6e-13 as=3.6e-
13 pd=8.18e-6 ps=8.18e-6 
II Buffer 
mosfetl3:m44 28 7 30 0 model=mynmos w=5e-6 1=0.4e-6 ad=4.5e-13 as=4.5e-
13 pd=10.18e-6 ps=10.18e-6 
mosfetl3:m45 29 5 30 0 model=mynmos w=Se-6 1=0.4e-6 ad=4.5e-13 as=4.5e-
13 pd=10.18e-6 ps=10.18e-6 
mosfetl3:m46 30 31 0 0 rnodel=rnynrnos w=l5e-6 1=0.4e-6 ad=l.35e-12 
as=1.35e-12 pd=30.18e-6 ps=30.18e-6 
mosfetl3:rn47 31 31 0 0 rnodel=mynmos w=l5e-6 1=0.4e-6 ad=l.35e-12 
as=1.35e-12 pd=30.18e-6 ps=30.18e-6 
res:r4 3 28 r=2300 
res:rS 3 29 r=2300 
res:r6 3 31 r=1000 
vdc:vdd 3 0 val=l.8 
vdc:vtune n 18 19 val= -
vdc:vtune _p 20 19 val= 
-0.1 
0.1 
vdc:vtune em 19 0 val=0.85 -
II transient analysis 
.analysis tran tstep=20e-12 tstop=2e-7 irn=O 
.options tol=1e-10 scale=1e3 
.end 
Figure B. I The netlist for the closed-lloop ring VCO in Carrot simulator 
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* Close loop ring VCO design in ngspice simulator 
* Model definitions 
.model mypmos pmos level=3 tox=80e-10 ld=0.09e-6 nsub=4e16 cj=0.2e-3 
+ cjsw=l.2e-9 cgso=0.35e-9 cgdo=0.35e-9 cgbo=1e-10 xj=1.8e-7 nfs=le14 
+ u0=150 vmax=leS vt0=-0.8 
.model mynmos nmos level=3 tox=80e-10 ld=0.09e-6 nsub=5e15 cjsw=1.2e-9 
+ cgso=0.35e-9 cgdo=0.35e-9 cgbo=le-10 xj=1.5e-7 nfs=1e14 u0=450 
+ vmax=1e5 vt0=0.6 
* The First Delay cell 
ml 1 2 3 3 mypmos 
ps=40.18e-6 
m2 4 2 3 3 mypmos 
ps=40.18e-6 
m3 1 5 6 0 mynmos 
ps=90.18e-6 
m4 4 7 6 0 mynmos 
ps=90.18e-6 












ad=1.8e-12 as=1.8e-12 pd=40.18e-6 
ad,=1. Be-12 as=l.Be-12 pd=40.18e-6 
ad=4.05e-12 as=4.05e-12 pd=90.18e-6 
ad='4. 05e-12 as=4.05e-12 pd=90.18e-6 
ad=9e-13 as=9e-13 pd=20.18e-6 
m6 6 9 0 0 mynmos w=7.5e-6 1=0.4e-6 ad=6.75e-12 as=6.75e-12 pd=l5.18e-6 
ps=l5.18e-6 
* The Second Delay cell 
m7 10 2 3 3 mypmos w=20e-6 l=0.4e-6 acl=l. Be-12 as=l.Be-12 pd=40.18e-6 
ps=40.18e-6 
mB 11 2 3 3 mypmos w=20e-6 1=0.4e-6 ad=l.Be-12 as=l. Be-12 pd=40.1Be-6 
ps=40.1Be-6 
m9 10 1 12 0 mynmos w=45e-6 l=0.4e-6 ad=4.05e-12 as=4.05e-12 pd=90.18e-
6 ps=90.18e-6 
mlO 11 4 12 0 mynmos w=45e-6 1=0.4e-6 ad=4.05e-12 as=4.05e-12 
pd=90.1Be-6 ps=90.18e-6 
m11 12 8 0 0 mynmos w=lOe-6 1=0.4e-6 ad=9e-13 as=9e-13 pd=20.18e-6 
ps=20.1Be-6 
m12 12 9 0 0 mynmos w=7.5e-6 1=0.4e-6 ad=6.75e-12 as=6.75e-12 
pd=15.18e-6 ps=15.18e-6 
* The Third Delay cell 
m13 13 2 3 3 mypmos w=20e-6 1=0.4e-6 ad=1.8e-12 as=1.8e-12 pd=40.1Be-6 
ps=40.18e-6 
m14 14 2 3 3 mypmos w=20e-6 1=0.4e-6 ad=1.8e-12 as=l.Be-12 pd=40.18e-6 
ps=40.18e-6 
mlS 13 10 15 0 mynmos w=45e-6 1=0.4e-6 ad=4.05e-12 as=4.05e-12 
pd=90.18e-6 ps=90.18e-6 
m16 14 11 15 0 mynmos w=45e-6 l=0.4e-6 ad=4.05e-12 as=4.05e-12 
pd=90.18e-6 ps=90.18e-6 
m17 15 8 0 0 mynmos w=lOe-6 1=0.4e-6 ad=9e-13 as=9e-13 pd=20.18e-6 
ps=20.18e-6 
mlB 15 9 0 0 mynmos w=7.5e-6 1=0.4e-6 ad=6.75e-12 as=6.75e-12 
pd=15.18e-6 ps=15.18e-6 
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* The Fourth Delay cell 
rn19 7 2 3 3 rnyprnos w=20e-6 1=0.4e-6 ad=1.8e-12 as=1.8e-12 pd=40.18e-6 
ps=40.18e-6 
rn20 5 2 3 3 rnyprnos w=ZOe-6 l=0.4e-6 ad=1.8e-12 as=1.8e-12 pd=40.18e-6 
ps=40.18e-6 
rn21 7 13 16 0 rnynrnos w=45e-6 1=0.4e-6 ad=4.05e-12 as=4.05e-12 
pd=90.18e-6 ps=90.18e-6 
rn22 5 14 16 0 rnynrnos w=45e-6 l=0.4e-6 ad=4.05e-12 as=4.05e-12 
pd=90.18e-6 ps=90.18e-6 
rn23 16 8 0 0 rnynrnos w=10e-6 l=0.4e-6 ad=9e-13 as=9e-13 pd=20.18e-6 
ps=20.18e-6 
rn24 16 9 0 0 rnynrnos w=7.5e-6 1=0.4e-6 ad=6.75e-12 as=6.75e-12 
pd=15.18e-6 ps=15.18e-6 
* Coarse Tuning 
rn25 8 8 0 0 rnynrnos w=10e-6 1=0.4e-6 ad=9e-13 as=9e-13 pd=10.18e-6 
ps=10.18e-6 
R1 3 8 400 
* Fine Tuning 
rn26 17 0 3 3 rnyprnos w=1e-6 1=0.4e-6 ad=9e-14 as=9e-14 pd=2.18e-6 
ps=2.18e-6 
m27 9 18 17 3 myprnos w=le-6 1=0.4e-6 ad=9e-14 as=9e-14 pd=2.18e-6 
ps=2.18e-6 
m28 0 20 17 3 mypmos w=1e-6 1=0.4e-6 ad=9e-14 as=9e-14 pd=2.18e-6 
ps=2.18e-6 
m29 9 9 0 0 mynmos w=le-6 1=0.4e-6 ad=9e-14 as=9e-14 pd=2.18e-6 
ps=2.18e-6 
* Replica Biasing 
m30 21 2 3 3 mypmos w=20e-6 1=0.4e-6 ad=l.8e-12 as=1.8e-12 pd=40.18e-6 
ps=40.18e-6 
m31 21 3 22 0 mynmos w=45e-6 1=0.4e-6 ad=4.05e-12 as=4.05e-12 
pd=90.18e-6 ps=90.18e-6 
m32 22 8 0 0 mynmos w=10e-6 1=0.4e-6 ad=9e-13 as=9e-13 pd=20.18e-6 
ps=20.18e-6 
m33 22 9 0 0 mynmos w=7.5e-6 1=0.4e-6 ad=6.75e-12 as=6.75e-12 
pd=15.18e-6 ps=15.18e-6 
* Opamp 
m34 23 23 3 3 mypmos w=Be-6 l=le-6 ad=o7. 2e-13 as=7.2e-13 pd=l6.18e-6 
ps=16.18e-6 
m35 24 23 3 3 rnypmos w=Be-6 1=1e-6 ad=o7. Ze-13 as=7.2e-13 pd=16.18e-6 
ps=16.18e-6 
m36 23 25 26 0 mynmos w=8e-6 l=l.5e-6 ad=7. 2e-13 as=7. 2e-13 pd=16.18e-6 
ps=16.18e-6 
rn37 24 21 26 0 rnynrnos w=Be-6 l=l.5e-6 ad=7. 2e-13 as=7. Ze-13 pd=l6.1Be-6 
ps=16.18e-6 
rn38 26 27 0 0 rnynrnos w=6e-6 1=1e-6 ad=5.4e-l3 as=5.4e-13 pd=12.18e-6 
ps=12.18e-6 
rn39 2 27 0 0 rnynrnos w=6e-6 1=1e-6 ad=5.4e-13 as=5.4e-13 pd=12.18e-6 
ps=12.18e-6 
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m40 2 24 3 3 mypmos w=16e-6 l=le-6 ad=l.44e-12 as=l.44e-12 pd=32.18e-6 
ps=32.18e-6 
m41 27 27 0 0 mynmos w=6e-6 1=1e-6 ad=5.4e-13 as=5.4e-13 pd=12.18e-6 
ps=12.18e-6 
cc 24 2 SOOe-12 
* Opamp Bias 
R2 3 27 24e3 
m42 27 27 0 0 mynmos w=20e-6 1=1e-6 ad=1.8e-12 as=1.8e-12 pd=40.18e-6 
ps=40.18e-6 
* Reference Voltage 
R3 3 25 800 
m43 25 25 0 0 mynmos w=4e-6 l=0.4e-6 ad=3.6e-13 as=3.6e-13 pd=8.18e-6 
ps=8.18e-6 
* Buffer 
m44 28 7 30 0 mynmos w=5e-6 1=0.4e-6 ad=4.5e-13 as=4.5e-13 pd=lO.lBe-6 
ps=l0.18e-6 
m45 29 5 30 0 mynmos w=Se-6 1=0.4e-6 ad=4.5e-13 as=4.5e-13 pd=lO.lBe-6 
ps=l0.18e-6 
m46 30 31 0 0 mynmos w=15e-6 1=0.4e-6 ad=1.35e-12 as=l.35e-12 
pd=30.18e-6 ps=30.18e-6 
m47 31 31 0 0 mynmos w=15e-6 1=0.4e-6 ad=1.35e-12 as=1.35e-12 
pd=30.18e-6 ps=30.18e-6 
R4 3 28 2300 
RS 3 29 2300 
R6 3 31 1000 
vdd 3 0 DC 1. 8 
vtune n 18 19 DC -0.1 
vtune_p 20 19 DC 0.1 
vtune em 19 0 DC 0.85 
* transient analysis 
.tran 20e-12 4e-7 0 20e-12 
.end 
Figure B.2 The netlist for the closed-loop ring VCO in ngspice simulator 
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